[54]	GENERAL PURPOSE CALCULATOR WITH
	CAPABILITY FOR PERFORMING
	INTERDISCIPLINARY BUSINESS
	CALCULATIONS

[75] Inventors: France Rode, Los Altos; William L. Crowley, Jr., Cupertino; Alexander D. R. Walker, San Francisco; David S. Cochran, Palo Alto, all of Calif.

[73] Assignee: Hewlett-Packard Company, Palo Alto, Calif.

[22] Filed: Oct. 30, 1972

[21] Appl. No.: 302,371


[56]	References Cited		
	UNITED	STATES PATENTS	
3,017,103 3,533,076 3,631,403 3,720,820 3,760,171	1/1962 10/1970 12/1971 3/1973 9/1973	Goldberg et al.       235/176         Perkins et al.       340/172.5         Asloo et al.       340/172.5         Cochran       235/156         Wang et al.       235/156	

Primary Examiner—Eugene G. Botz
Assistant Examiner—David H. Malzahn
Attorney, Agent, or Firm—Roland I. Griffin; F. David
LaRiviere


## [57] ABSTRACT

A battery-powered, hand-held, calculator employs MOS/LSI calculator circuits to perform arithmetic and financial calculations. Data and commands are input to the calculator from a keyboard having a prefix key to double the functions of selected keys. A 15-digit, seven-segment light emitter diode (LED) display serves as the output for the calculator. The calculator circuits include a read-only memory circuit in which the algorithms for performing the arithmetic and financial calculations are stored; a control and timing circuit for scanning the keyboard, retaining status information about the condition of the calculator or of an algorithm, and generating the next read-only memory address; and an arithmetic and register circuit containing an adder, a group of working registers, a group of data storage registers forming a stack for roll down operation, and a constant storage register. These circuits are interconnected by a multiple line buss system.

34 Claims, 36 Drawing Figures




# SHEET 01 0F 28




Tigure 1

# POSSIBLE TRANSFER PATHS BETWEEN ROMS





Tigure 30





Tigure 2

System Timing Signals












Typical Address And Instruction Signals





F16.7

Addressing And Readout Timing










Display Decoding From Arithmetic And Register Circuit



Example Output For Digit 9






FIG. 13

Start Signal



# SHEET 15 OF 28



Tiqure 15







Figure 16



Ε

 $T_1$ 






ďр

T4

Tiqure 18

T<sub>3</sub>

T<sub>2</sub>



Timing for Decimal Point Drive




FIG. 20







FIG. 21





Keyboard Force-Deflection Curve






FIG. 26




FIG. 27






FIG. 28

# SHEET 23 OF 28


# Inductor Current And LED Anode Voltages




# FLOW DIAGRAM OF DISPLAY WAIT LOOP




SHEET 25 OF 28



SHEET 26 OF 28



SHEET 27 OF 28



YES


YES

YES

YES

YES

SHEET 28 OF 28



## GENERAL PURPOSE CALCULATOR WITH CAPABILITY FOR PERFORMING INTERDISCIPLINARY BUSINESS CALCULATIONS

#### TABLE OF CONTENTS

Section

Background and Summary of the Invention Description of the Drawings

Description of the Preferred Embodiment

System Architecture

Control and Timing Circuit

Read-Only Memory Circuit

Arithmetic and Register Circuit

Clock Driver

Anode Driver

Cathode Driver

Keyboard

**LED Display** 

Instruction Set

Detailed Listing of Routines and Subroutines of In- 20

structions

Functions

Operating Instructions

### BACKGROUND AND SUMMARY OF THE INVENTION

This invention relates generally to calculators and improvements therein and more particularly to nonprogrammable business calculators.

Conventional business calculators generally have less 30 capability and flexibility than is required to meet the needs of the business user. They are usually designed to solve the most elementary calculation of one business discipline (i.e., banking or real estate, or finance, disciplinary business calculations. For example, there are special calculators for financiers to solve bond yield and bond price problems, and calculators for realtors to solve mortgage amortization and depreciation problems. However, a financier who wishes to quickly compare the rate of return between bonds and real estate will either need two expensive calculators or will have to compromise the degree of accuracy of the calculation with gross mathematical approximations performed on a single purpose calculator. This limitation of single purpose calculators can lead to critical errors in decision making. Because conventional single purpose business calculators are designed for special applications by specialists in that area, the keyboards are generally not selfexplanatory and appear as a befuddling collection of buttons and switches with special symbols. This requires a longer user orientation period before productive usage begins.

Due to the high cost and the limited capabilities of the available business calculators, and sometimes, simply because there is no calculator available to perform certain calculations, the majority of the everyday business calculations are still made with the aid of published tables. Published tables are the only convenient means available for solving certain financial problems, such as calculations for the discount amount in discounted notes and the equivalent interest rate between accrued interest notes and discounted notes. The main disadvantage of using tables is the inherent restriction to the discrete values given in the table. The accuracy of the calculation is limited to the accuracy of the tables and the need for interpolation further compro-

mises the calculation. For example, a widely used bond value table has discrete values for bond yield to two decimal places and the interest rate is given in oneeighth of one percent increments. The use of tables with this limited accuracy could lead to errors of several thousands of dollars in a 50 million dollar bond is-

Another disadvantage of using tables is the requirement that the user must have a working knowledge of 10 both the problem area and the mathematical formulas to set up the problem in a specific manner before the tables are applicable. Even then, it is often necessary to take a reciprocal or multiply by a constant before the answer is usable. This limits the use of the table to only 15 those with a certain level of expertise in the problem area. Thus, one who performs a great variety of business calculations, from asset depreciation to sale forecasting must have: (1) an expensive collection of special purpose calculators; or (2) a library of tables close at hand; or (3) the mathematical and financial expertise to set up and solve the problem correctly.

The principle object of this invention is to provide a general purpose business calculator that has vastly 25 greater capability and flexibility than conventional business calculators and that is small, inexpensive and easier to use than conventional business calculators. This calculator was designed to incorporate into one small calculator the capability of performing the majority of the calculations used in the many disciplines of business and performing these calculations with up to ten-digit accuracy. It replaces the special calculators designed for banking, or accounting, or finance, or real estate and other businesses and eliminates the need for etc) and lack the capability and flexibility for inter- 35 all commonly used financial tables. It also allows the user to make inter-disciplinary analysis, for example, between real estate or bond investment programs, quickly and with one calculator. Furthermore, with the present invention, a sophisticated user can incorporate 40 the mathematical formulas of several business disciplines to solve a complex problem involving several disciplines.

Another object of this invention is to provide a small business calculator which does not require a high level of user expertise or a working knowledge of the problem area and the necessary mathematical formulas before the problem can be set up and solved. Keys relating to a general class of problems are grouped together and designated in accordance with the generally accepted business symbols (e.g., i for interest per period, PMT for payment per period, etc.). The key layout and the keying sequence are such that they suggest to the non-expert user the information necessary to solve a given problem. For example, in solving the general class of compound interest and annuity problems with this calculator, the five possible variables, number of time periods, interest rate per period, payment per period, the present value and the future value are all located on the top row. A user can key in any of the three variables in the prescribed left to right sequence and the calculator will solve either of the remaining unknowns as requested. This procedure does not require any previous knowledge of compound interest or annuity mathematics, and any of the five variables can be solved without any intermediate steps. Hence, all that is required of the user is that he be able to define the variables of the problem, and the unique keying se3

quence of the invention will carry out the necessary mathematical manipulation.

A calculator constructed according to the preferred embodiment of this invention is small enough to hold in one hand, capable of displaying data as it is entered and a numerical result as it is calculated, and incorporates many complex functions in order to perform the number and kind of calculations and mathematical operations required for different business disciplines. The ized, however, if the keyboard of such a calculator becomes so small and so crowded with keys that the human hand can no longer physically or conveniently manipulate them. One solution to this problem is to reform. A better solution is to assign more than one function to each key, thus reducing the number of keys necessary to incorporate all the functional capabilities of the calculator.

As more functions are assigned to each key, however, 20 the clarity of labelling a key's various functions becomes important. Moreover, not only must the labelling clearly refer to the particular key, but the functions each key causes the machine to perform should be easily understood and learned by the user from scanning 25 the keyboard labels. After learning the total capability of the particular machine from a reading of the manual, the user should be able to know the relationship between keys, the function(s) each key initiates and, therefore, the operation of the machine, from his 30knowledge of the keyboard itself.

The limitations of miniature calculators are overcome in the preferred embodiment of the present invention by incorporating easily interpreted, coded legends on the surface of the keyboard immediately above 35 certain keys to which an additional function is assigned. The coding, not only designates the additional function of each such key, but also refers to the prefix key which is depressed to activate the additional function of the key.

Some conventional business calculators have a day between date function, but do not check for improper date entries (e.g., 32nd of June) or compensate for the extra day in a leap year. The present invention automatically checks for improper date entries and compensates for the extra days in leap years in all numberof-days calculations between 1900 A.D. and 2100 A.D. Furthermore, the present invention has the unique capability of determining a future or past date with compensation for leap years given the number of days away.

Conventional business calculators have very complicated procedures for establishing a trend line from a set of periodic data points. In the existing prior art, the user enters the data points and is given the value of the y intercept and the slope of the straight line that best fits the data points (hereinafter referred to as the best fit line). In order to forecast future values, the user had to multiply the slope by the future time period and add the result to the value of the y intercept to get the desired future value.

The present calculator is capable of determining a best fit line from a set of data points and, without any intermediate steps or interpolation, of providing ordinal values on the best fit line at any point on the time axis. This calculator can also extrapolate either single or multiple time periods into the past or the future.

Hence, the user can either request the ordinal value at any time period up to 10 digits long (e.g., -2.5, 0, 7.53452) or utilize the feature which automatically calculates the ordinal value for single time period incre-

Conventional business calculators for bond price and bond yield calculations have a manual switch to initiate different bond price and bond yield algorithms for bonds maturing in less than 181 days (these are considlimits of maniaturization and sophistication are real- 10 ered as notes rather than bonds). The present calculator has an automatic feature to check the maturity period and initiate the proper algorithm. The algorithms traditionally used in conventional business calculators to solve bond price and bond yield are very complex duce the number of functions the calculator can per- 15 and require extensive hardware capability. This has made these calculators large, complicated, and expensive. In the present calculator, two new algorithms requiring significantly less hardware for bond price and bond yield calculations are used to allow the incorporation of these two bond calculations in a small, general purpose calculator at a fraction of the special bond calculator price.

> Conventional business calculators designed to calculate accumulated mortgage interest and remaining principal on a mortgage can give the cumulative totals up to a given time period. However, it is often necessary to determine the accumulated mortgage interest and the cumulative principal paid during a specific time period. This is not possible with prior art calculators without making two separate calculations and then taking the difference. The present invention permits the user to find the amount of mortgage interest paid during any specified time period, as well as the remaining principal in one step. Thus, this calculator can for example automatically calculate either the interest paid during the past year or the interest paid during the sixth through the tenth years.

> Conventional business calculators with discount cash flow capability discount the entire stream of expected cash flow and solve for the rate of return of the investment. This provides for a summary analysis of the cash producing life span of an asset, but does not provide any interim information on the repayment of the original investment. The present calculator has a discount cash flow capability that discounts each cash flow and maintains a running total of the outstanding amount of the original investment. Hence, when the outstanding balance becomes zero, or greater, the user will know the number of periods before the investment is recouped.

> In the past discounted note calculations were made by employing discount note tables where the discounted interest rate is given at 0.05 percent increments, the discounted amount is given to six decimal places, and the equivalent annual interest rate is given only to four decimal places. Thus, one who wished to find the discounted amount or to convert the discounted interest rate to an equivalent annual interest rate is faced with two limitations: (1) the discrete interest value and, hence, the need for interpolation to obtain the discounted interest rate; and (2) the four decimal place accuracy of the equivalent annual interest rates. Both of these aforementioned limitations can have a sizable effect on large sum calculations.

> In some money markets outside the United States, a 365 day year is used for interest bearing transactions. This makes it necessary for an international investor to

make extra calculations to convert a given interest rate from a 360 day basis to a 365 day basis or vice versa. Thus, it would be very helpful for an international investor to have the capability of finding the equivalent interest for either interest bearing period.

The present calculator replaces the discount note tables and performs the calculations related to discounted notes without being limited to discrete discounted interest rates and is accurate to ten digits. It automatically calculates the discounted amount and 10 the equivalent annual interest rate to ten digit accuracy for both the 360 day year and the 365 day year which enables prompt evaluation of interest bearing instruments in different money markets.

Conventional business calculators with arithmetic 15 mean and standard deviation capability are very restricted in their performance. In most cases, to find the standard deviation, the user must first find the variance from the sum of the squares of the input data and then deviation. Also, once the data is entered and the arithmetic mean calculation is made, it is not possible to add or remove a data point to evaluate the effect on the arithmetic mean and the standard deviation without entering all the data points and performing the calcula- 25 to the preferred embodiment of the invention. tions over again.

The present calculator computes both the arithmetic mean and the standard deviation automatically from the input data. Furthermore, once the arithmetic mean and the standard deviation are calculated, the present 30 invention permits the user to add or remove input data values from the original set of data and calculate a new arithmetic mean and standard deviation without reentering all the input values. Hence, this machine is highly interactive and permits the user to measure the influence of hypothetical inputs on the existing data.

The present calculator also has the capability for determining a depreciation schedule based on the sum-ofthe-digit depreciation method. Given the life of an asset and the depreciable amount, this calculator computes 40 the depreciation for any requested period and the remaining book value to be depreciated. Furthermore, the user can find the same information for all subsequent periods to set up a depreciation schedule.

In order to implement the extended capability and 45 flexibility provided by this calculator, new algorithms were developed requiring less hardware to solve complex problems. A new algorithm using internal transformations was developed to solve for the interest in the present value of an annuity and in the future value of an annuity. This same algorithm also solves for the effective annual percentage rate from the so-called "addon" rate. Thus, this one algorithm has made it possible for a user to solve any of these three inherently different interest problems without having to identify the problem. The present calculator automatically identifes the type of interest problem from the prescribed left to right keying sequence of the relevant data, and the input data is then converted to a form acceptable to the new algorithm.

Another new algorithm was also developed to reduce the complexity of the bond price and bond yield problem (and the solution thereof) so as to make this problem solvable using only five registers. This new algorithm uses an explicit term that eliminates the need for a series of summations, which would otherwise require substantially more hardware.

The algorithms for performing the functions of this calculator are stored in a read-only memory circuit including seven serial-address in, serial-instruction out read-only memories regulated by a control and timing circuit. This control and timing circuit includes a microprogrammed controller, which receives status conditions from throughout the calculator and sequentially outputs signals to control the flow of data. The control and timing circuit also scans the keyboard to obtain a six-bit read-only memory address, which is generated at the keyboard each time a key is actuated as required to initiate one or more algorithms for performing the functions associated with the actuated key.

Information from the addressed read-only memory is transmitted serially to an arithmetic and register circuit where a serial, binary-coded decimal (BCD) adder/subtractor performs the basic computations. The results of the computations are transmitted to registers in take the square root of the variance to find the standard 20 this circuit where they are either stored temporarily or outputted via a seven-segment, 15 -digit, LED display.

#### DESCRIPTION OF THE DRAWINGS

FIG. 1 is a top view of a business calculator according

FIG. 2 is a block diagram of the calculator of FIG. 1. FIG. 3 is a waveform diagram illustrating the timing sequence of the interconnecting busses and lines of FIG. 2.

FIG. 4 is a block diagram of the control and timing circuit of FIG. 2.

FIG. 5 is a more detailed block diagram of the keyboard scanning circuitry of FIG. 4.

FIG. 6 is a block diagram of one of ROM's 0-6 of FIG. 2.

FIG. 7 is a waveform diagram illustrating a typical address signal and a typical instruction signal.

FIG. 8 is a timing diagram illustrating the important timing points for a typical addressing sequence.

FIG. 9 is a waveform diagram illustrating the word select signals generated in the control and timing circuit of FIGS. 2 and 4 and in ROM's 0-6 of FIGS. 2 and

FIG. 10 is a block diagram of the arithmetic and register circuit of FIG. 2.

FIG. 11 is a path diagram of the actual data paths for the registers A-F and M of FIG. 10.

FIG. 12 is a waveform diagram illustrating the output 50 signals for the display decoder outputs A-E of FIGS. 2, 10, and 11.

FIG. 13 is a waveform diagram illustrating the actual signals on the display decoder outputs A-E of FIGS. 2, 10, and 11 when the digit 9 is decoded.

FIG. 14 is a waveform diagram illustrating the timing of the START signal generated by the display decoder of FIG. 10.

FIG. 15 is a schematic diagram of the clock driver of FIG. 2.

FIG. 16 is a waveform diagram illustrating the timing relationship between the input and output signals of the clock driver of FIG. 15.

FIG. 17 is a logic diagram of the anode driver of FIG.

FIG. 18 is a waveform diagram illustrating the timing relationship between the input, output, and other signals of the anode driver of FIG. 17.

FIG. 19 is a schematic diagram of the basic inductive drive circuit for one of the LED's employed in the LED display of FIG. 2.

FIG. 20 is a waveform diagram illustrating the timing the LED display of FIG. 2.

FIG. 21 is a schematic diagram of the inductive drive circuit for one digit in the LED display of FIG. 2.

FIG. 22 is a logic diagram of the cathode driver of FIG. 2.

FIG. 23 is a top view of a metal strip employed in the keyboard input unit of FIGS. 1 and 2.

FIG. 24 is a side view of the metal strip of FIG. 23. FIG. 25 is a force-deflection curve for a typical key

in the keyboard input unit of FIGS. 1 and 2. FIG. 26 is a schematic diagram of the LED display of FIGS. 1 and 2 and the inductive drive circuits therefor.

FIG. 27 is a schematic diagram of one segment of the LED display of FIG. 26.

FIG. 28 is an equivalent piecewise-linear model for 20 the circuitry of FIG. 27.

FIG. 29 is a waveform diagram illustrating the inductor current and LED anode voltages in the circuitry of

FIG. 30 is a path diagram illustrating the possible 25 transfer paths between ROM's 0-6 of FIG. 2.

FIG. 31 is a flow diagram of the display wait loop employed in the calculator of FIGS. 1 and 2.

FIG. 32 is a flow diagram of an interest algorithm employed in the calculator of FIGS. 1 and 2.

FIG. 33 is a flow diagram of a price of a bond algorithm employed in the calculator of FIGS. 1 and 2.

FIG. 34 is a flow diagram of a yield to maturity of a bond algorithm employed in the calculator of FIGS. 1 and 2.

FIGS. 35A and B comprise a flow diagram of a date algorithm employed in the calculator of FIGS. 1 and 2.

## DESCRIPTION OF THE PREFERRED **EMBODIMENT**

## SYSTEM ARCHITECTURE

Referring to FIGS. 1 and 2, there is shown a pocketsize electronic calculator 10 including a keyboard input unit 12 for entering data and instructions into the calculator and a seven-segment LED output display unit 14 for displaying each data entry and the results of calculations performed by the calculator. As shown in FIG. 2, calculator 10 also includes an MOS control and timing circuit 16, an MOS read-only memory circuit 18 (including ROM's 0-6), an MOS arithmetic and register circuit 20, a bipolar clock driver 22, and a solid state power supply unit 24.

The three MOS circuits are two-phase dynamic MOS/LSI circuits with low thresholds allowing compatibility with TTL bipolar circuits and allowing extremely low-power operation (less than 100 milliwatts for all three circuits). They are organized to process fourteendigit BCD words in a digit-serial, bit-serial manner. The maximum bit rate or clock frequency is 200 kilohertz, 60 which gives a word time of 280 microseconds (permitting a floating point addition to be completed in 60 milliseconds).

Control and timing circuit 16, read-only memory circuit 18, and arithmetic and register circuit 20 are tied 65 together by a synchronization (SYNC) buss 26, an instruction (I<sub>s</sub>) buss 28, a word select (WS) buss 30, an instruction address  $(I_a)$  line 32, and a carry line 34. All

operations occur on a 56 bit (b<sub>0</sub>-b<sub>55</sub>) word cycle (14 four-bit BCD digits). The timing sequence for the interconnecting busses and lines 26-34 is shown in FIG. 3.

The SYNC buss 26 carries synchronization signals relationship between the decimal point drive signals for 5 from control and timing circuit 16 to ROM's 0-6 in read-only memory circuit 18 and to arithmetic and register circuit 20 to synchronize the calculator system. It provides one output each word time. This output also functions as a ten-bit wide window  $(b_{45}-b_{54})$  during 10 which I, buss 28 is active.

> The Is buss 28 carries ten-bit instructions from the active ROM in the read-only memory circuit 18 to the other ROM's, control and timing circuit 16, and arithmetic and register circuit 20, each of which decodes the instructions locally and responds to or acts upon them if they pertain thereto and ignores them if they do not. For instance, the ADD instruction affects arithmetic and register circuit 20 but is ignored by control and timing circuit 16. Similarly, the SET STATUS BIT 5 instruction sets status flip-flop 5 in control and timing circuit 16 but is ignored by arithmetic and register circuit

The actual implementation of an instruction is delayed one word time from its receipt. For example, an instruction may require the addition of digit 2 in two of the registers in arithmetic and register circuit 20. The ADD instruction would be received by arithmetic and register circuit 20 during bit times  $b_{45}$ - $b_{54}$  of word time N and the addition would actually occur during bit 30 times  $b_8 - b_{11}$  of word time N + 1. Thus, while one instruction is being executed the next instruction is being

The WS buss 30 carries an enable signal from control and timing circuit 16 or one of the ROM's in read-only memory circuit 18 to arithmetic and register circuit 20 to enable the instruction being executed thereby. Thus, in the example of the previous paragraph, addition occurs only during digit 2 since the adder in the arithmetic and register circuit 20 is enabled by WS buss 30 only during this portion of the word. When WS buss 30 is low, the contents of the registers in arithmetic and register circuit 20 are recirculated unchanged. Three examples of WS timing signals are shown in FIG. 3. In the first example, digit 2 is selected out of the entire word. In the second example, the last eleven digits are selected. This corresponds to the mantissa portion of a floating point word format. In the third example, the entire word is selected. Use of the word select feature allows selective addition, transfer, shifting or comparison of portions of the registers within arithmetic and register circuit 20 with only one basic ADD, TRANS-FER, SHIFT, or COMPARE instruction. Some customization in the ROM word select fields is available via masking options.

The  $I_a$  line 32 serially carries the addresses of the instructions to be read from ROM's 0-6. These addresses originate from control and timing circuit 16, which contains an instruction address register that is incremented each word time unless a JUMP SUBROUTINE or a BRANCH instruction is being executed. Each address is transferred to ROM's 0-6 during bit times  $b_{19}$ - $b_{26}$  and is stored in an address register of each ROM. However, only one ROM is active at a time, and only the active ROM responds to an address by outputting an instruction on the I, line 28. Control is transferred between ROM's by a ROM SELECT instruction. This technique allows a single eight-bit address, plus eight special instructions, to address up to eight ROM's of 256 words each.

The carry line 34 transmits the status of the carry output of the adder in arithmetic and register circuit 20 to control and timing circuit 16. The control and timing 5 circuit uses this information to make conditional branches, dependent upon the numerical value of the contents of the registers in arithmetic and register circuit 20.

Control and timing circuit 16 is organized to scan a 10 five-by-eight matrix of switches in search of an interconnection that designates actuation of a key. Any type of metal-to-metal contact may be used as a key. Bounce problems are overcome by programmed lockouts in the key entry routine. Each key has an associ- 15 ated six-bit code.

A power on circuit 36 in power supply unit 24 supplies a signal forcing the calculator to start up in a known condition when power is supplied thereto. Power is supplied to the calculator when the on-off 20 switch of keyboard input unit 12 (see FIG. 1) is moved to the on position.

The primary outputs of the calculator are five output lines 38 connected between a display decoder of arithmetic and register circuit 20 and an anode driver of 25 output display unit 14. Data for a seven-segment display plus a decimal point is time-multiplexed onto these five output lines. A start line 40 connected between the display decoder of arithmetic and register circuit 20 and a cathode driver of output display unit 14 indicates 30 when the digit 0 occurs.

# CONTROL AND TIMING CIRCUIT

Referring now to FIG. 4, control and timing circuit 16 contains the master system counter 42, scans the keyboard 12, retains status information about the system or the condition of an algorithm, and generates the next ROM address. It also originates the subclass of Word Select signals which involve the pointer 44, a four-bit counter that points to one of the register digit positions.

The control unit of control and timing circuit 16 is a microprogrammed controller 46 comprising a 58 word (25 bits per word) control ROM, which receives qualifier or status conditions from throughout the calculator and sequentially outputs signals to control the flow of data. Each bit in this control ROM either corresponds to a single control line or is part of a group of N bits encoded into 2<sup>N</sup> mutually exclusive control lines and decoded external to the control ROM. At each phase 2 clock, a word is read from the control ROM as determined by its present address. Part of the output is fed back to become the next address.

Several types of qualifiers are checked. Since most commands are issued only at certain bit times during the word cycle, timing qualifiers are necessary. This means the control ROM may sit in a wait loop until the appropriate timing qualifier comes true, then move to the next address to issue a command. Other qualifiers are the state of the pointer register, the PWO (power on) line, the CARRY flip flop, and the state of each of the 12 status bits

Since the calculator is a serial system based on a 56 bit word, a six-bit system counter 42 is employed for counting to 56. Several decoders from system counter 42 are necessary. The SYNC signal is generated during bit times  $b_{45}$ - $b_{54}$  and transmitted to all circuits in the

system (see FIG. 3). Other timing qualifiers are sent to the microprogrammed control ROM 46 as mentioned in the previous paragraph.

System counter 42 is also employed as a keyboard scanner as shown in FIG. 5. The most significant three bits of system counter 42 go to a one-of-eight decoder 48, which sequentially selects one of the keyboard row lines 50. The least significant three bits of the system counter count modulo seven and go to a one-of-eight multiplexor 52, which sequentially selects one of the keyboard column lines 54 (during sixteen clock times no key is scanned). The multiplexor output is called the key down signal. If a contact is made at any intersection point in the five-by-eight matrix (by depressing a key), the key down signal will become high for one state of system counter 42 (i.e., when the appropriate row and column lines are selected). The key down signal will cause that state of the system counter to be saved in key code buffer 56. This six-bit code is then transferred to the ROM address register 58 and becomes a starting address for the program which services the key that was down (two leading 0 bits are added by hardware so an eight-bit address exists). Thus, during each state of system counter 42, the decoder-multiplexor combination 48 and 52 is looking to see if a specific key is down. If it is, the state of the system counter becomes a starting address for execution of that key function (note that 16 of the 56 states are not used for key codes). By sharing the function of the system counter and using a keyboard scanning technique directly interfaced to the MOS circuitry, circuit complexity is reduced signifi-

A 28 bit shift register which circulates twice each 56 bit word time, is employed in control and timing circuit 16. These 28 bits are divided into three functional groups: the main ROM address register 58 (eight bits), the subroutine return address register 60 (eight bits), and the status register 62 (twelve bits).

The main ROM's 0-6 each contain 256 (ten bit) words, thereby requiring an eight-bit address. This address circulates through a serial adder/subtractor 64 and is incremented during bit times  $b_{47}$ - $b_{54}$  (except in the case of branch and jump-subroutine instructions for which the eight bit address field of the ten-bit instruction is substituted for the current address). The next address is transmitted over the  $I_a$  line 32 to each of the main ROM's 0-6 during bit times  $b_{19}$ - $b_{26}$ .

The Status register 62 contains twelve bits or flags which are used to keep track of the state of the calculator. Such information as whether the decimal point has been hit, the minus sign set, etc. must be retained in the status bits. In each case the calculator remembers past events by setting an appropriate status bit and asking later if it is set. A yes answer to a status interrogation will set the carry flip-flop 66 as indicated by control signal IST in FIG. 4. Any status bit can be set, reset, or interrogated while circulating through the adder 64 in response to the appropriate instruction.

The instruction set allows one level of subroutine call. The return address is stored in the eight-bit return address register 60. Execution of a JUMP subroutine stores the incremented present address into return address register 60. Execution of the RETURN instruction retrieves this address for transmission over  $I_a$  line 32. Gating is employed to interrupt the 28 bits circulating in the shift register 58-62 for insertion of addresses

at the proper time as indicated by the JSB control signal in FIG. 4.

An important feature of the calculator system is the capability to select and operate upon a single digit or a group of digits (such as the exponent field) from the fourteen digit registers. This feature is implemented through the use of a four-bit pointer 44 which points at the digit of interest. Instructions are available to set, increment, decrement, and interrogate pointer 44. The rial adder/subtractor 64 used for addresses. A yes answer to the instruction "is pointer N" will set the carry flip-flop 66 via control signal IPT in FIG. 4.

The word select feature was discussed above in consignals are generated in control and timing circuit 16, namely those dependent on pointer 44, and the remainder in the main ROM's 0-6. The pointer word select options are (1) pointer position only and (2) pointer position and all less significant digits. For instance, as- 20 sume the mantissa signs of the numbers in the A and C registers of arithmetic and register circuit 20 were to be exchanged. The pointer would be set to position 13 (last position) and the A EXCHANGE C instruction with a "pointer position" word select field would be 25 given. If all of the word except the mantissa signs were to be exchanged, the A EXCHANGE C instruction would be given with the pointer set at 12 and the word select field set to pointer and less significant digits. The control and timing circuit word-select output 30 is or- 30 tied with the ROM word-select output 30 and transmitted to arithmetic and register circuit 20.

Any carry signal out of the adder in arithmetic and register circuit 20, with word select also high, will set carry flip-flop 66. This flip-flop is interrogated during the BRANCH instruction to determine if the existing address should be incremented (yes carry) or replaced by the branch address (no carry). The branch address is retained in an eight-bit address buffer 68 and gated to  $I_a$  line 32 by the BRH control signal.

The power-on signal is used to synchronize and preset the starting conditions of the calculator. It has two functions, one of which is to get the address of control ROM 46 set to a proper starting state and the other of which is to get the system counter 42 in control and 45 timing circuit 16 synchronized with the counter in each main ROM 0-6. As the system power comes on, the PWO signal is held at logic 1 (0 volts in this system) for at least 20 milliseconds. This allows system counter 42 to make at least one pass through bit times  $b_{45}$ – $b_{54}$  when SYNC is high thereby setting main ROM 0 active and the rest of the ROM's inactive. When PWO goes to logic 0 (+6 volts), the address of control ROM 46 is set to 000000 where proper operation can begin.

#### READ-ONLY MEMORY CIRCUIT

The ROM's 0-6 in read-only memory circuit 18 store the programs for executing the functions required of the system. Since each ROM contains 256 ten-bit words, there are 1,536 words or 15,360 bits of ROM. A block diagram of each of the ROM's 0-6 is shown in FIG. 6.

The basic operation of each ROM is a serial-address in, a serial-instruction out. During every 56 bit word time the address comes in, least significant bit first from bit  $b_{19}$  through bit  $b_{26}$ . Every ROM 0-6 in the system receives this same eight-bit address and from bit time  $b_{45}$ 

through  $b_{54}$  tries to output onto I<sub>8</sub> line 28. However, a ROM enable (ROE) flip-flop 70 in each ROM insures that no more than one ROM actually sends an instruction on I<sub>s</sub> line 28 at the same time.

All output signals are inverted so that the steady-state power dissipation is reduced. The calculator circuits are P-channel MOS. Thus, the active signals that turn on a gate are the more negative. This is referred to as negative logic, since the more negative logic level is the pointer is incremented or decremented by the same se- 10 logic 1. As mentioned above, logic 0 is +6 volts and logic 1 is 0 volts. The signals on I<sub>a</sub> and I<sub>b</sub> are normally at logic 0. However, when the output buffer circuits are left at logic 0 they consume more power. A decision was therefore made to invert the signals on the la and nection with FIGS. 2 and 3. Some of the word select 15  $I_s$  outputs and re-invert the signals at all inputs. Thus, signals appear at the  $I_a$  and  $I_s$  outputs as positive logic. The oscilloscope pattern that would be seen for instruction 1101 110 011 from state 11 010 101 is shown in FIG. 8.

> The serial nature of the calculator circuits requires careful synchronization. This synchronization is provided by the SYNC pulse, generated in control and timing circuit 16 and lasting for bit times  $b_{45}$ - $b_{54}$ . Each ROM has its own 56 state counter 72, synchronized to the system counter 42 in control and timing circuit 16. Decoded signals from this state counter 72 open the input to the address register 74 at bit time  $b_{19}$ , clock  $l_{s}$ out at bit time  $b_{45}$  and provide other timing control signals.

As the system power comes on, the PWO signal is held at 0 volts (logic 1) for at least 20 milliseconds. The PWO signal is wired (via a masking option) to set ROM Output Enable (ROE) flip-flop 70 on main ROM 0 and reset it on all other ROM's. Thus when operation begins, ROM 0 will be the only active ROM. In addition, control and timing circuit 16 inhibits the address output during start-up so that the first ROM address will be zero. The first instruction must be a JUMP SUB-ROUTINE to get the address register 58 in control and 40 timing circuit 16 loaded properly.

FIG. 7 shows the important timing points for a typical addressing sequence. During bit times  $b_{19}$ - $b_{26}$  the address is received serially from control and timing circuit 16 and loaded into address register 74 via  $I_a$  line 32. This address is decoded and at bit time  $b_{44}$  the selected instruction is gated in parallel into the Is register 76. During bit times  $b_{45}$ – $b_{54}$  the instruction is read serially onto I<sub>s</sub> buss 28 from the active ROM (i.e., the ROM with the ROM enable flip-flop set).

Control is transferred between ROM's by a ROM SE-LECT instruction. Effectively this instruction will turn off ROE flip-flop 70 on the active ROM and turn on ROE flip-flop 70 on the selected ROM. Implementation is dependent upon the ROE flip-flop being a master-slave flip-flop. In the active ROM, the ROM SE-LECT instruction is decoded by a ROM select decoder 78 at bit time 44, and the master portion of ROE flipflop 70 is set. The slave portion of ROE flip-flop 70 is not set until the end of the bit time  $(b_{55})$ . In the inactive ROM's the instruction is read serially into the I, register 76 during bit times  $b_{45}$ – $b_{54}$  and then decoded, and the ROE flipflop 70 is set at bit time  $b_{55}$  in the selected ROM. A masking option on the decoding from the least significant three bits of the I, register 76 allows each ROM to respond only to its own code.

The six secondary word-select signals are generated in the main ROM's 0-6. Only the two word-select sig-

nals dependent upon the POINTER come from control and timing circuit 16. The word select of the instruction is retained in the word select register 80 (also a master-slave). If the first two bits are 01, the instruction is of the arithmetic type for which the ROM must generate a word select gating signal. At bit time  $b_{55}$  the next three bits are gated to the slave and retained for the next word time to be decoded into one of six signals. The synchronization counter 72 provides timing inforsignal is gated by ROE flip-flop 70 so only the active ROM can output on WS line 30, which is OR-tied with all other ROM's and also control and timing circuit 16. As discussed above, the WS signal goes to arithmetic time an instruction is active.

The six ROM generated word select signals used in the calculator are shown in FIG. 9. ROM's 0-6 output a one bit-time pulse on  $I_8$  buss 28 at bit time  $b_{11}$  to denote the exponent minus sign time. This pulse is used 20 in the display decoder of arithmetic and register circuit 20 to convert a 9 into a displayed minus sign. The time location of this pulse is a mask option on the ROM.

# ARITHMETIC AND REGISTER CIRCUIT

Arithmetic and register circuit 20 shown in FIG. 10 provides the arithmetic and data storage function for the calculator. It is controlled by the WS, Is, and SYNC lines 30, 28, and 26, respectively; receives instructions from ROM's 0-6 over the I<sub>s</sub> line 28; sends information 30 back to control and timing circuit 16 via the CARRY line 34; partially decodes the dispaly information before transmitting it via output lines 38 to the anode driver of output display unit 14; and provides a START pulse to the cathode driver of output display unit 14 to 35 synchronize the display.

Arithmetic and register circuit 16 contains seven, fourteen-digit (56 bit) dynamic registers A-F and M and a serial BCD adder/subtractor 84. Actual data paths, not shown in FIG. 10 due to their complexity, are discussed below and shown in FIG. 11. The power and flexibility of an instruction set is determined to a great extent by the variety of data paths available. One of the advantages of a serial structure is that additional data paths are not very costly (only one additional gate per path). The structure of arithmetic and register circuit 20 is optimized for the type of algorithms required by the calculator.

The seven registers A-F and M can be divided into three groups: the working registers A, B, and C with C also being the bottom register of a four-register stack; the next three registers D, E, and F in the stack; and a separate storage register M communicating with the other registers through register C only. In FIG. 11, which shows the data paths connecting all the registers A-F and M, each circle represents the fifty-six bit register designed by the letter in the circle. In the idle state (when no instruction is being executed in arithmetic and register circuit 20) each register continually circulates since with dynamic MOS registers information is represented by a charge on a parasitic capacitance and must be continually refreshed or lost. This is represented by the loop re-entering each register.

Registers A, B, and C can all be interchanged. Either register A or C is connected to one adder input, and either register B or C to the other. The adder output can be directed to either register A or C. Certain instructions can generate a carry via carry flip-flop 85 which is transmitted to control and timing circuit 16 to determine conditional branching. Register C always holds a normalized version of the displayed data.

In the stack formed by registers C, D, E, and F a ROLL DOWN instruction is executed by the following transfers:  $F \rightarrow E \rightarrow D \rightarrow C \rightarrow F$ . A STACK UP instruction is executed by the following transfers:  $GC \rightarrow D \rightarrow E \rightarrow F$ . Thus, it is possible to transfer a regmation to the word select decoder 82. The output WS 10 ister and also let it recirculate so that in the last example the contents of C are not lost. The structure and operation of a stack such as this are further described in copending U.S. Pat. application Ser. No. 257,606 entitled IMPROVED PORTABLE ELECTRONIC CALand register circuit 20 to control the portion of a word 15 CULATOR, filed on May 30, 1972, by David S. Cochran et al, and issued as U.S. Pat. No. 3,781,820 on Dec. 25. 1973.

> In serial decimal adder/substractor 84 a correction (addition of 6) to a BCD sum must be made if the sum exceeds nine (a similar correction for subtraction is necessary). It is not known if a correction is needed until the first three bits of the sum have been generated. This is accomplished by adding a four-bit holding register 86 (A<sub>60</sub>-A<sub>57</sub>) and inserting the corrected sum into 25 a portion 88 (A<sub>56</sub>-A<sub>53</sub>) of register A if a carry is generated. This holding register 86 is also required for the SHIFT A LEFT instruction. One of the characteristics of a decimal adder is that non-BCD codes (i.e. 1101) are not allowed. They will be modified if circulated through the adder. The adder logic is minimized to save circuit area. If four bit codes other than 0000-1001 are processed, they will be modified. This is no constraint for applications involving only numeric data (however, if ASC11 codes, for instance, are operated upon, incorrect results will be obtained).

Arithmetic and register circuit 20 receives the instruction during bit times  $b_{45}$ - $b_{54}$ . Of the ten types of instructions hereinafter described, arithmetic and register circuit 20 must respond to only two types (namely, ARITHMETIC & REGISTER instructions and DATA ENTRY/DISPLAY instructions). ARITHMETIC & REGISTER instructions are coded by a 10 in the least significant two bits of Is register 90. When this combination is detected, the most significant five bits are saved in Is register 90 and decoded by instruction decoder 92 into one of 32 instructions.

The ARITHMETIC & REGISTER instructions are active or operative only when the Word Select signal (WS) generated in one of the ROM's 0-6 or in control and timing circuit 16 is at logic one. For instance, suppose the instruction "A+C  $\rightarrow$  C, mantissa with sign only" is called. Arithmetic and register circuit 20 decodes only A+C  $\rightarrow$  C. It sets up registers A and C at the inputs to adder 84 and, when WS is high, directs the adder output to register C. Actual addition takes place only during bit times  $b_{12}$  to  $b_{55}$  (digits 3-13) since for the first three digit times the exponent and exponent sign are circulating and are directed unchanged back to their original registers. Thus, the word select signal is an "instruction enable" in arithmetic and register circuit 20 (when it is at logic 1, instruction execution takes place, and when it is at logic 0, recirculation of all registers continues).

The DATA ENTRY/DISPLAY instructions, except for digit entry, affect an entire register (the word select signal generated in the active ROM is at logic 1 for the entire word cycle). Some of these instructions are: up

15

stack, down stack, memory exchange  $M \leftrightarrow C$ , and display on or toggle. A detailed description of their execution is given hereinafter.

For increased power savings display decoder 94 is partitioned to partially decode the BCD data into seven segments and a decimal point in arithmetic and register circuit 20 by using only five output lines (A-E) 38 with time as the other parameter. Information for seven segments (a-g) and a decimal point (dp) are time shared on the five output lines A-E. The output wave forms 10 for output lines A-E are shown in FIG. 12. For example, output line D carries the segment e information during T<sub>1</sub> (the first bit time of each digit time) and the segment D information during T2 (the second bit time of each digit time); and output E carries the segment 15 G information during T<sub>1</sub>, the segment F information during  $T_2$ , and the decimal point (dp) during  $T_4$ . The actual signals which would appear if a digit 9 were decoded are shown in FIG. 13. The decoding is completed in the anode driver of output display unit 14 as 20 explained hereinafter.

The registers in arithmetic and register circuit 20 hold 14 digits comprising ten mantissa digits, the mantissa sign, two exponent digits, and the exponent sign. Although the decimal point is not allocated a register 25 position, it is given a full digit position in the output display. This apparent inconsistency is achieved by using both the A and B registers to hold display information. The A register is set up to hold the displayed number with the digits in the proper order. The B register is 30 used as a masking register with digits 9 inserted for each display position that is to be blanked and a digit 2 at the decimal point location. When the anode driver of output display unit 14 detects a decimal point code during T<sub>4</sub>, it provides a signal to the cathode driver of <sup>35</sup> the output display unit to move to the next digit position. One digit and the decimal point share one of the 14 digit times. The digit 9 mask in register B allows both trailing and leading zeros to be blanked (i.e., by programming 9's into the B register). Use of all three working registers for display (i.e., the C register to retain the number in normalized form, the A register to hold the number in the displayed form, and the B register as a mask) allows the calculator to have both a floating point and a scientific display format at the expense of only a few more ROM states.

The display blanking is handled as follows. At time  $T_4$  the BCD digit is gated from register A into display buffer 96. If this digit is to be blanked, register B will contain a 9 (1001) so that at  $T_4$  the end bit (B<sub>01</sub>) of the B register will be a one (an eight would therefore also work). The input to display buffer 96 is OR-ED with B<sub>01</sub> and will be set to 1111 if the digit is to be blanked. The decimal point is handled in a similar way. A 2 (0010) is placed in register B at the decimal point location. At time  $T_2$  the decimal point buffer flip-flop is set by B<sub>01</sub>. Any digit with a one in the second position will set the decimal point (i.e., 2, 3, 6, or 7).

Display decoder 94 also applies a START signal to line 40. This signal is a word synchronization pulse, which resets the digit scanner in the cathode driver of output display unit 14 to assure that the cathode driver will select digit 1 when the digit 1 information is on outputs A, B, C, D, and E. The timing for this signal is shown in FIG. 14.

One other special decoding feature is required. A minus sign is represented in tens complement notation

or sign and magnitude notation by the digit 9 in the sign location. However, the display must show only a minus sign (i.e., segment g). The digit 9 in register A in digit position 2 (exponent sign) or position 13 (mantissa sign) must be displayed as minus. The decoding circuitry uses the pulse on  $I_s$  buss 28 at bit time  $b_{11}$  (see FIG. 3) to know that the digit 9 in digit position 2 of register A should be a minus and uses the SYNC pulse to know that the digit 9 in digit position 13 of register A should also be a minus. The pulse on  $I_s$  buss 28 at bit time  $b_{11}$  can be set by a mask option, which allows the minus sign of the exponent to appear in other locations for other uses of the calculator circuits.

#### **CLOCK DRIVER**

The bipolar clock driver 22, one phase of which is shown in FIG. 15, requires less than 25 milliwatts and can drive loads up to 300 picoforads with a voltage swing of +7 to -14 volts. An ENABLE input 98 allows both outputs  $Q_1$  and  $Q_2$  to be held to  $V_{CC}$ , the MOS Logic 0 state. This is an effective means of strobing the clock. During dc operation, the transistor pair Q<sub>1</sub>-Q<sub>2</sub> allows only one of the output transistor pairs  $Q_5-Q_6$  or Q<sub>7</sub>-Q<sub>8</sub> to conduct. Diode D<sub>3</sub> prohibits conduction from transistor Q6 to transistor Q8 during transient operation. Thus, the only possible transient short circuit current must flow from transistor Q5 to transistor Q7. However, the limited current handling capability of Q<sub>5</sub> (a lateral PNP) limits this current to less than 5 milliamps peak. The input signals for clock driver 22 are generated on the anode driver of output display unit 14, and the outputs of the clock driver go to each of the MOS circuits in the system. The timing relationships are shown in FIG. 16.

#### ANODE DRIVER

As discussed above, the display information is partially decoded in arithmetic and register circuit 20 and completely decoded into seven segment plus decimal point signals in the bipolar anode driver of output display unit 14. The anode driver also includes the basic clock generator for the system and a circuit for detecting low battery voltage to turn on all the decimal points. Such a circuit is shown and described in copending U.S. Pat. application Ser. No. 206,407 entitled LOW BATTERY VOLTAGE INDICATOR FOR A PORTABLE DIGITAL ELECTRONIC INSTRUMENT, filed on Dec. 9, 1971, by Thomas M. Whitney and now abandoned. A logic diagram of the anode driver is shown in FIG. 17.

The clock generator uses an external LC series circuit to set the oscillator frequency. The advantages of an LC series circuit to set the frequency are: (1) the components can be specified to up to 2 percent tolerance; and (2) a crystal can be connected to the same external pin to set the frequency to 0.001 percent for timing applications.

The square-wave oscillator frequency (all times in this section will be referred to an 800 KHz oscillator frequency, which translates to a 200 KHz clock for the calculator, the actual frequency being somewhat less) is divided by flip-flop BL to 400 KHz. Flip-flops B1 and B2 are clocked off alternate phases of flip-flop B1 to provide two 200 KHz square waves as shown in FIG. 18. Flip-flop B3 is clocked from flip-flop B2 and in turn clocks flip-flop B4 to provide further count-down of the basic clock frequency. The two-phase clock signals

 $Q_1$  and  $Q_2$  are generated from flip-flops BL and B1 and the 800 KHz oscillator 100. They are on for 625 nsec and separated by 625  $\mu$ sec as shown in FIG. 18. One other periodic signal is derived in the anode driver. Once each digit time a signal (counter-clock) is sent to 5 the cathode driver of output display unit 14 (the trailing edge of this signal will step the display to the next digit).

The display consists of fifteen characters while the basic calculator word cycle consists of fourteen digits. The extra character is the decimal point. As explained above, a BCD two is placed in register B at the digit position of the decimal point. The display decoder 94 in arithmetic and register circuit 20 indicates this by a signal on outputs B and E during bit time T<sub>4</sub> (see FIG. 12). When this condition is decoded by the anode driver, the decimal point is excited and an extra counter clock signal is given to step the display to the next position (see FIGS. 18, 19, and 20). Therefore all remaining digits in register A are displaced one digit in the display.

FIGS. 19 and 20 show the simplified circuit and the timing relationship for the decimal point. The timing is critical since all the inductor current in segment b (the last to be excited) must be decayed before the counter clock signal is given to step to the next digit or the remaining current would be discharged through the wrong digit and a faint lighting of segment b on the same digit with the decimal point would occur. The decimal point insertion technique is the reason all other seven segments are excited during the first half of the digit time. The decimal point charging time is one-half that of the other segments. The decimal point segment gets the same current in one-half the time and is one-half as bright as the other segments.

An inductive circuit method of driving the lightemitting diodes is employed. Basically the method involves using the time it takes current to build up in an inductor to limit current, rather than using a resistor as 40 is normally done with LED read-outs. This saves power since the only lossy components in the drive system are the parasitic inductor and transistor resistances. The drive circuit for one digit is shown in FIG. 21. Assuming the cathode transistor switch T<sub>c</sub> is closed, an anode 45 switch  $T_a$  is closed for 2.5  $\mu$ sec allowing the current to build up to a value Ip along a nearly triangular waveform (the eartly part of an exponential buildup). When anode switch  $T_a$  is opened, the current is dumped through the LED, decaying in about 5 µsec. The anodes are strobed according to the sequence in FIG. 18. The primary reason for sequentially exciting the anodes is to reduce the peak cathode transistor current. Since the decay time is approximately twice the buildup time, it works out that the peak cathode current is about 2.5 times the peak current in any segment. The LED's are more efficient when excited at a low duty cycle. This means high currents for short periods (80 ma. anode current, 250 ma. cathode current). FIG. 18 also shows the relationship between the anode strobing sequence and the display output signals (A-E) from arithmetic and register circuit 20.

Since the anode driver operates from the battery voltage directly and drives the decimal point segment, a circuit is provided that senses when the voltage drops below a certain limit and thereupon turns on all decimal points. An external pin is provided to connect a

trimming resistor to set the voltage where the indication is to occur.

#### CATHODE DRIVER

The cathode driver of output display unit 14 comprises a fifteen position shift register for scanning the fifteen digit display once each word time. This scanning operation moves from digit to digit in reponse to counter clock signals from the anode driver. Once each word time a START signal arrives from arithmetic and register circuit 20 to restart the procedure. A block diagram is shown in FIG. 22.

#### **KEYBOARD**

The calculator employs a reliable, low-profile, low cost keyboard with tactile feedback such as that shown and described in copending U.S. Pat. application Ser. entitled KEYBOARD No. 173,754 **HAVING** SWITCHES WITH TACTILE FEEDBACK and filed on Aug. 23, 1971, by William W. Misson et al. The keyboard employs metal strips 102 with slots 104 etched or punched out as shown in FIG. 23, leaving an area which can be stretched to form small humps as shown in FIG. 24. The strips are spot welded to a printed circuit board such that orthogonal traces run under each hump. Pressing a key makes electrical contact between one of the horizontal strips and the corresponding vertical trace. The bounce is less than one millisecond (the 30 calculator contains a wait loop to prevent double entries). Extensive life testing of the keyboard indicates more than a million cycles can be expected. Tolerances must be maintained carefully to prevent the possibility that a key is depressed but no contact is made and to insure uniformity.

One of the main advantages of the keyboard is the "overcenter" or "fall away" feel. FIG. 25 shows a force-deflection curve for a typical key. As can be seen a force of about 100 grams must be exceeded before the metal hump "breaks" through. After this critical value the operator cannot prevent contact from being made. Similarly when the key is released, contact is maintained until a critical value when the hump bounces back. Again, past a critical point the operator cannot prevent the key from releasing. This type of action prevents a condition known as "teasing" in which a key is nearly depressed and slight movement causes multiple entries. The point on the force deflection curve at which contact is made or released is most desirably on the negative slope portion. In the calculator it is either there or exactly at the bottom (point A in FIG. 25), but never on the final positive slope portion.

FIG. 1 shows the layout of keyboard input unit 12 which includes a plurality of function and numeric keys. Several of the function keys are capable of performing more than one function when used in conjunction with prefix key 15. For example, function key 17 carries one legend  $Y^x$  which refers to its direct function. Immediately above the key location, legend 19 indicates a second function  $\sqrt{x}$ . Legend 19 is colorcoded to designate not only the second function  $\sqrt{x}$ , but also to refer the user to prefix key 15 which initializes that function when depressed prior to depressing key 17. The coloration of the body of prefix key 15 corresponds to the coloration of all legends, such as legend 19, for association with of the present invention initialized by prefix key

15 are YTM, INTR, BOND,  $\Delta$ %, COMPUTE, DATE,  $\sqrt{x}$ ,  $\rightarrow \Sigma$ , CLEAR, and  $\Sigma$ -.

#### LED DISPLAY

As mentioned above, the inductive drive technique 5 employed for the LED display is inherently efficient because there are no dissipative components other than parasitic resistances and the forward voltage drop across saturated transistor switches. An inductive driver like that used in the calculator is shown and described in copending U.S. Pat. application Ser. No. 202,475 entitled LIGHT EMITTING DIODE DRIVER, filed on Nov. 26, 1971, by Donald K. Miller, and issued as U.S. Pat. No. 3,755,697 on Aug. 28, 1973.

The display circuitry used in the calculator is shown 15 in FIG. 26. It comprises an 8 × 15 array of LED's in which the eight rows are scanned by the anode driver and the fifteen columns by the cathode driver. The timing for this scanning was discussed above. A simplified circuit diagram for one segment is shown in FIG. 27. 20 The equivalent piecewise-linear circuit model is shown in FIG. 28. An analysis of this model shows the inductor current buildup and discharge to be nearly linear for the parameters used in the calculator. The dischargetime to charge-time ratio is approximately:

$$t_{discharge}/t_{charge}$$
  $(V_s - V_{asat})/(V_d + V_{csat}) = (3.8 - 0.1)/(1.6 + 0.2) = 3.7/1.8 = 2.06$ 

FIG. 29 shows the inductor current for a basic calcu-

lator clock frequency of 175 KHz. The average LED current can be calculated from the formula

Ave 
$$I_{\text{LED}} = \text{pulse current} \times \text{duty cycle}$$

$$= \left(\frac{1}{2} \times 80 \text{ ma}\right) \frac{5.88 \text{ sec}}{\frac{1}{175} \text{ KHz} \times 56}$$

$$= \frac{(80) (5.88) (.175)}{(2) (56)} = .735 \text{ ma}$$

The worst case display power (i.e., thirteen 8's and two minus signs) is about 110 milliwatts. FIG. 29 also shows the ringing inherent with inductive drive.

#### **INSTRUCTION SET**

Every function performed by the calculator is implemented by a sequence of one or more ten-bit instructions stored in ROM's 0-6 of read-only memory circuit 18. The serial nature of the MOS calculator circuits allows the instruction bits to be decoded from LSB to MSB (right to left) serially. If the first bit is a one, the instruction is either a subroutine jump or a conditional branch as selected by the second bit, with eight bits left for an address. The next largest set of instructions, the arithmetic set, starts with a zero followed by a one (right to left), leaving eight bits for encoded instructions. The ten different types of instructions, employed by the calculator are shown in the table below.

TABLE OF INSTRUCTION TYPES (X=DON'T CARE)

Type	Available instructions	Name	Fields	
1	256 (ADDRESSES)	JUMP SUBROUTINE	SUBROUTINE ADDRESS	1
	256 (ADDRESSES)	CONDITIONAL BRANCH	BRANCH ADDRESS	
			I <sub>0</sub> 5	: a
2	32×8=256	ARITHMETIC/REGISTER		: 0
			4 :	
3	64 (37 used)	STATUS OPERATIONS	N 3 1 1 1	)
		SET BIT N INTERROGATE N RESET N CLEAR ALL	$f_{5}I_{4}$ $f_{3}$ $f_{2}$ $f_{1}$ $f_{2} = 00$ $f_{3} = 01$ $f_{4} = 0000$ $f_{5} = 00$	Íq.
4	64 (30 used)	POINTER OPERATIONS	P F : 1 : 1	) )
		SET POINTER TO P INTERROGATE P DECREMENT P INCREMENT P	F = 00 F = 10 F = 01 $F = 11$ } $P = XXXX$	
_			4 3	
0	64 (20 used)	DATA ENTRY/DISPLAY	N F 1 0 0 0	
		LOAD CONSTANT IS		
			3 2	
<u> </u>	32 (11 used)		N F 1 0 0 0 0	
		SELECT ROM "N" KEYBOARD ENTRY EXTERNAL ENTRY SUBROUTINE RETURN		

## TABLE OF INSTRUCTION TYPES (X=DON'T CARE) - Continued

Туре	Available instructions	Name	Fields
			4
7	16	(RESERVED FOR	X X X X 1 0 0 0 0
8	8	RESERVED FOR PROGRAM STORAGE MOS CIRCUIT	3
			X X X 1 0 0 0 0 0
9	7	AVAILABLE	X X X 0 0 0 0 0 0
10	1	NO OPERATION (NOP)	0 0 0 0 0 0 0 0 0 0

There are two type 1 instructions, jump subroutine and conditional branch. They are decoded only by control and timing circuit 16. No word select is generated and all registers in arithmetic and register circuit 20 merely recirculate. The object of the jump subroutine instruction is to move to a new address in ROM and to save the existing address (plus one) as a return address. The last instruction in a subroutine must be a RETURN to continue the program where it was left previously.

buffer register 68 onto the  $I_a$  buss 32 and loaded into the ROM address register 74 (see FIG. 6). Thus, the instruction is a BRANCH IF NO CARRY. There are three ways the carry flip-flop 66 can be set: (1) by a carry generated in the arithmetic and register circuit 20; (2) by a successful interrogation of the pointer position; and (3) by a successful interrogation of one of the twelve status bits. An example is given in the table below.

Example Conditional Branch Execution					
WORD	ADDRESS RECEIVED AT ROM	INSTRUCTION SENT BY ROM	INSTRUCTION EXECUTED	RESULT	
N-1	Р .	INCREMENT SIGN DIGIT			
N	P+1	CONDITIONAL BRANCH TO ADDRESS O	INCREMENT SIGN DIGIT	CARRY GENERATED	
N+1	P+2	CONTENTS OF P+2	CONDITIONAL	IF "A" REG. NEGATIVE SEND P+2	
			BRANCH	or	
	or	or			
	Q	CONTENTS OF Q		SEND Q	

As discussed above, control and timing circuit 16 contains a 20 eight-bit shift register 58-62 which holds the current eight-bit ROM address and also has eight 40 bits of storage for one return address (see FIG. 4). During bit times  $b_{47}$ - $b_{54}$  the current ROM address flows through the adder 64 and is incremented by one. Normally, this address is updated each word time. However, if the first two bits of the instruction, which arrive  $_{45}$ at bit times  $b_{45}$ – $b_{46}$  are 10, the incremented current address is routed to the return address portion 60 of the 20 eight-bit shift register and the remaining eight bits of the instruction, which are the subroutine address. are inserted into the address portion 58. These data 50 paths with the JSB control line are shown in FIG. 4. In this way the return address has been saved and the jump address is ready to be transmitted to ROM at bit times  $b_{19}$ - $b_{26}$  of the next word time.

The most frequently used instruction is the conditional branch, which based upon data or system status implements the decision-making capability of the calculator. In the calculator system described here this instruction also functions as an unconditional branch.

The format of the branch instruction, as shown in the 60 instruction table above, is two ones followed by an eight-bit branch address. The instruction is received at bit times  $b_{45}$ – $b_{54}$ . The last eight bits of the instruction are stored in the address buffer register 68 (see FIG. 4). During the next word time the carry flip-flop 66 is 65 checked at bit time  $b_{19}$ . If the carry flip-flop was set during the previous word time, the current ROM address is transmitted to ROM's 0–6. If the carry flip-flop was not set, the branch address is read from the address

A typical test condition is to determine the sign of a number. Support at address P in the program a branch to location Q is desired if the sign of A is positive, while program execution is to continue if the sign if negative. In the example given in the table above, the instruction "increment the A register, word select of sign digit only" is given at location P. During word time N-1 the instruction is received by arithmetic and register circuit 20 and is executed at word time N (the same word time when the CONDITIONAL BRANCH instruction is received by control and timing circuit 16). If the sign of A is negative, there will be a nine in the sign digit. Incrementing this position will generate a carry and set the carry flip-flop 66 in control and timing circuit 16. Since the instruction is a branch if no carry is generated, the program execution will jump to location Q only if the sign is positive (i.e., was a zero), otherwise execution continues at P+2.

Note that during word time N+1 the calculator did nothing more than to select which of two addresses to send next (all registers merely recirculate). To perform a branch actually takes two word cycles to execute, one to ask a question and set the carry flip-flop 66 if the answer is YES, and the other to test if the CARRY flip-flop was set and transmit the proper address. In many cases the asking of the question is an arithmetic operation (i.e.,  $A+B \rightarrow A$ ) which must be performed anyway. Then the branch takes only one extra instruction.

Contrary to most instruction sets, this set has no unconditional branch instruction. However, since an ordinary "jump" is one of the most used instructions, the conditional branch is also used as an unconditional branch or jump by insuring that the carry flip-flop 66 is reset when an unconditional branch is desired. This is the reason the sense of the conditional branch is BRANCH ON NO CARRY. The carry flip-flop 66 is reset during execution of every instruction except arithmetic (type 2) and interrogation of pointer or status (types 3 and 4). Since only arithmetic and interrogation instructions can set the carry flip-flop 66, the constraint is not severe. The jump subroutine instruction can also be used as an unconditional branch if the previous return address does not have to be saved. In summary, conditional branch can be used as an unconditional branch provided the state of the carry flip-flop 66 is known to be reset (i.e., provided the conditional branch does not follow an arithmetic or an interroga- 15 tion of pointer or status instruction).

Arithmetic and register (Type 2) instructions apply to the arithmetic and register circuit 20 only. There are 32 arithmetic and register instructions divided into eight classes encoded by the left-hand five bits of the instruction. Each of these instructions can be combined with any of eight word select signals to give a total capability of 256 instructions. The 32 arithmetic and register instructions are listed in the table below.

TABLE OF TYPE TWO INSTRUCTIONS
(in order of binary code)

(iii order or smary code)						
CODE	INST	CODE	INST			
0 0000	0-В	1 0000	AB			
0 0001	$0 \rightarrow B$	1 0001	B←→C			
0 0010	A-C	1 0010	SHIFT C RIGHT			
0 0011	C-1	1 0011	A-1			
0 0100	$B \rightarrow C$	1 0100	SHIFT B.RIGHT			
0 0101	0-C.→ C	1 0101	C+C → C			
0 0110	0 → C	1 0110	SHIFT A RIGHT			
0 0111	$0-C-1 \rightarrow C$	1 0111	$0 \rightarrow A$			
0 1000	SHIFT A LEFT	1 1000	$A-B \rightarrow A$			
0 1001	$A \rightarrow B$	1 1001	A←→B			
0 1010	$A-C \rightarrow C$	1 1010	$A-C \rightarrow A$			
0 1011	$C-1 \rightarrow C$	1 1011	$A-1 \rightarrow A$			
0 1100	$C \rightarrow A$	1 1100	$A+B \rightarrow A$			
0 1101	0~C	1 1101	A←C			
0 1110	$A+C \rightarrow C$	1 1110	A+C → A			
0.1111	$C+1 \rightarrow C$	i 1111	$A+1 \rightarrow A$			

KEY: A,B,C are registers; → means goes into; ← means interchange

The eight classes of arithmetic and register instructions are:

- (1) Clear (3);
- (2) Transfer/Exchange (6);
- (3) Add/Subtract (7);
- (4) Compare (6);
- (5) Complement (2);
- (6) Increment (2);
- (7) Decrement (2); and
- (8) Shift (4).

There are three clear instructions. These instructions are  $0 \to A$ ,  $0 \to B$ , and  $0 \to C$ . They are implemented by simply disabling all the gates entering the designated register. Since these instructions can be combined with any of the eight word select options, it is possible to clear a portion of a register or a single digit.

There are six transfer/exchange instructions. These instructions are  $A \rightarrow B$ ,  $B \rightarrow C$ ,  $C \rightarrow A$ ,  $A \leftrightarrow B$ ,  $B \leftrightarrow C$ , and  $C \leftrightarrow A$ . This variety permits data in registers A, B, and C to be manipulated in many ways. Again, the power of the instruction must be viewed in conjunction with the word select option. Single digits can be exchanged or transferred.

There are seven add/subtract instructions which use the adder circuitry 84. They are  $A+C \rightarrow C$ ,  $A+B \rightarrow A$ ,  $A+C \rightarrow A$ , and  $C+C \rightarrow C$ . The last instruction can be

used to divide by five. This is accomplished by first adding the number to itself via  $C+C \rightarrow C$ , multiplying by two, then shifting right one digit, and dividing by ten. The result is a divide by five. This is used in the square root routine.

There are six compare instructions. These instructions are always followed by a conditional branch. They are used to check the value of a register or a single digit in a register and still not modify or transfer the contents. These instructions may easily be found in the type two instruction table above since there is no transfer arrow present. They are:

- (1) 0-B (Compare B to zero);
- (2) A-C (Compare A and C);
  - (3) C-1 (Compare C to one);
  - (4) 0-C (Compare C to zero);
  - (5) A-B (Compare A and B); and
  - (6) A-1 (Compare A to one).

20 If, for example, it is desired to branch if B is zero (or any digit or group of digits is zero as determined by WS), the 0-B instruction is followed by a conditional branch. If B was zero, no carry (or borrow) would be generated and the branch would occur. The instruction 25 can be read: IF U ≥ V THEN BRANCH. Again it is easy to compare single digits or a portion of a register by appropriate word select options.

There are two complement instructions. The number representation system in the calculator is sign and magnitude notation for the mantissa, and tens complement notation in the exponent field. Before numbers can be subtracted, the subtrahend must be tenscomplemented (i.e.,  $0-C \rightarrow C$ ). Other algorithms require the nines complement (i.e.,  $0-C-1 \rightarrow C$ ).

There are four increment/decrement instructions (two of each). They are  $A\pm 1 \rightarrow A$  and  $C\pm 1 \rightarrow C$ .

There are four shift instructions. All three registers A, B, and C can be shifted right, while only A has a shift left capability. The arithmetic and register instruction set is summarized by class in the table below.

TABLE OF TYPE TWO INSTRUCTIONS (divided by class)

(	Class			
	-1433	Instruction	Code	
1)	Clear	0 → A	0111	
٠.	T 6 /			
2)				
	Exchange			
21	A 447			
3)				
	Subtract			
4١	Compare			
٠,	Compare			
	_			
5)	Complement			
-,	complement			
6)	Increment			
-,				
71	Decrement			
٠,	2 continuent			
81	Shift			
٠,	O.I.II.			
		Sh C Right		
		Sh A Left	01000	
	1) 2) 3) 4) 5) 6) 7) 8)	2) Transfer/Exchange  3) Add/Subtract  4) Compare 5) Complement 6) Increment 7) Decrement	0 → B 0 → C 0 → C 0 → C 0 → C 2) Transfer/ Exchange  B → C C → A A ↔ B B ↔ C C ← A 3) Add/ Subtract  A-C → C A+B → A A+C → A A+C → A A+C → A A-C → A C+C → A  C+C → C A-B 0 → B 0 → C A-B A-1 C-1 5) Complement  O-C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C → C 0 ← C →	0 → B

15

The twenty eight-bit shift register 58-62 in control and timing circuit 16 contains twelve status bits or flags used to remember conditions of an algorithm or some past event (e.g., the decimal point key has already been depressed). These flags can be individually set, reset, or interrogated or all bits can be cleared (reset simultaneously). The format for the status operation (type 3) instructions given in the instruction types table above is repeated below

TABLE OF STATUS INSTRUCTION DECODING

Bit No.	1111 9876	11 54	i 3	210
FIELD	N	F	0	100
	F 0 0 0 1 1 0 1 1	RESET F	G N DGATE FL LAG N	.AG N S (N=0000)

If status bit N is one when the instruction "interrogate N" is executed, the CARRY flip-flop 66 in control and timing circuit 16 will be set. The status bit will remain set. Interrogate is always followed by a conditional branch instruction. The form of the interrogation is: "If status bit N=0, then branch," or "If status bit N  $\neq$  1, then branch." The reason for this negative orientation is that all branches occur if the test is false (i.e., CARRY flip-flop=0), a result derived from using the conditional and unconditional branches as the same instruction.

Status bit 0 is set when a key is depressed. if cleared it will be set every word time as long as the key is down.

A four-bit counter 44 in control and timing circuit 16 acts as a pointer or marker to allow arithmetic instructions to operate on a portion of a register. Instructions are available to set and interrogate the pointed at one of fourteen locations or to increment or decrement the

present position. The pointer instruction decoding is given in the table below.

BIT No.	9 8 7 6	5 4		3	2	1	0
FIELD	P	F		1	I	0	0
F	INSTRUCTION						
00	Set pointer to P	_					
10	Interrogate if poi	nter at	P				
01 -	Decrement point	er s	-				

As with the status interrogate instruction, the CARRY flip-flop 66 is set if the pointer is at P when the "pointer at P?" instruction is executed (as with status interrogation, the actual question is in the negative form: IF P≠N, THEN BRANCH or IF P = OTHER THAN N, THEN BRANCH). This instruction would be followed by a conditional branch. In a math routine the pointer allows progressive operation on a larger and larger portion of a word. After each iteration (cycle) through a loop, the pointer is decremented (or incremented) and then tested for completion to force another iteration or a jump out of the loop.

The data entry and display (type 5) instructions are used to enter data into arithmetic and register circuit 20, manipulate the stack and memory registers, and blank the display (sixteen instructions in this set are not recognized by any of the existing circuits and are therefore available for other external circuits that might be employed with other embodiments of the calculator). The table below contains a detailed coding of the data entry and display (type 5) instructions.

The first set of sixteen instructions  $(I_sI_4 = 00)$  in this table are not used by any of the main MOS circuits. They may be used by additional circuits or external circuitry listening to the  $I_s$  line such as may be employed with other embodiments of the calculator.

The next instruction ( $I_5I_4 = 01$ ) in this table is called the LOAD CONSTANT (LDC) or DIGIT ENTRY in-

#### TABLE OF TYPE 5 INSTRUCTION DECODING

(X = don't care, which in this context means the instruction does not depend on this bit; either a 1 or a 0 here will cause the same execution.)  $I_{10} I_{10} I_$ 

	l <sub>9</sub> I <sub>8</sub> I <sub>7</sub> I	4	$I_5$	$I_4$	INSTRUCTION
	0000 → 1	111	0	. 0	16 Available instructions
10	$0000 \xrightarrow{x} 10$	100	0	1	Enters 4 bit code N into
					C Register at pointer position (LOAD CONSTANT)
8	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0	0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1	X X X X X X	Display Toggle Exchange Memory, $C \rightarrow M \rightarrow C$ Up Stack, $C \rightarrow C \rightarrow D \rightarrow E \rightarrow F$ Down Stack, $F \rightarrow F \rightarrow E \rightarrow D \rightarrow A$ Display OFF Recall Memory, $M \rightarrow M \rightarrow C$ Rotate Down, $C \rightarrow F \rightarrow E \rightarrow D \rightarrow C$
1 20	X X 0 X X 1	1	1	X X X	Clear all registers $0 \rightarrow A,B,C,D,E,F,M$ $1, \rightarrow A$ Register (56 bits) BCD $\rightarrow$ C register (56 bits)

struction. The four bits in I<sub>9</sub> - I<sub>6</sub> will be inserted into the C register at the location of the pointer, and the pointer will be decremented. This allows a constant, such as  $\pi$ (pi), to be stored in ROM and transferred to arithmetic and register circuit 20. To transfer a ten-digit constant requires only eleven instructions (one to preset the pointer). Several exclusions exist in the use of this instruction. When used with the pointer in position 13, it cannot be followed by an arithmetic and register instruction (i.e., by Type 2 or 5 instructions as there are 10 problems in common use of the five-bit I, buffer 91 in arithmetic and register circuit 20). With P=12, LDC can be followed by another LDC but not by any other type 2 or 5 instruction. When used with the pointer in when P=12 and LDC is followed by a type 2 or 5 instruction, position 13 in register C is modified. Loading non-digit codes (1010-1111) is not allowed since they will be modified passing through the adder. The next tion decoding table contains two display instructions and six stack or memory instructions. The display flipflop in arithmetic and register circuit 20 controls blanking of all the LED's. When it is reset, the 1111 code is no segments are on. There is one instruction to reset this flip-flop  $I_9$   $I_8$   $I_7 = 100$ ) and another to toggle it (000). The toggle feature is convenient for blinking the

The remaining instructions in the type 5 instruction 30 decoding table include two affecting memory (Exchange  $C \longleftrightarrow M$  and Recall  $M \to C$ ), three affecting the stack (Up, Down, and Rotate Down), one general clear, one for loading register A from I, buss 28 (namely,  $I_7 I_6 I_5 = 011$ ), and one for loading register C 35 from BCD (111). Neither of the two last-mentioned instructions depends on bits  $I_9$ ,  $I_8$ , or  $I_4$ . The  $I_8 \rightarrow A$  instruction is designed to allow a key code to be transmitted from a program storage circuit to arithmetic and register circuit 20 for display. The entire 56 bits are 40 loaded although only two digits of information are of interest. The BCD → C instruction allows data input to arithmetic and register circuit 20 from a data storage circuit or other external source such as might be employed with other embodiments of the calculator.

The ROM select and other type six instructions are denoted by the pattern 10000 in instruction bits  $I_4 - I_0$ . The decoding table for these instructions is shown below.

The ROM SELECT instruction allows transfer of control from one ROM to another. Each ROM has a masking option which is programmed to decode bits I<sub>9</sub> - I<sub>7</sub>. A Select ROM 3 instruction read from ROM 1 will 5 reset the ROE flip-flop 70 in ROM 1 and set the ROE flip-flop 70 in ROM 3. The address is incremented in control and timing circuit 16 as usual. Thus, if Select ROM 3 is in location 197 in ROM 1, the first instruction read from ROM 3 will be location 198.

There are three ways to arrive at a desired address, on a different ROM as shown in FIG. 30. In path AA', a transfer (via an unconditional branch or a jump subroutine) to an address one before the desired address (L1) is executed in ROM N first. Then a ROM select position 14, the instruction has no effect. However, 15 M is given. In BB', the opposite order is shown (first ROM N select, then a transfer). Because the desired transfer location (L1 or L2) may already be occupied by an instruction, a third possibility may be used that is less efficient in states but does not depend on proset of instructions ( $I_6 I_5 I_4 = 01X$ ) in the type 5 instruc- 20 gram locations. A transfer to L3 is made, then a ROM select, and then an additional transfer from L4 to the final desired location. With this method, L3 and L4 are overhead states.

Bits  $I_6I_5 = 01$  designate a subroutine return (RET). set into the display buffer 96, which is decoded so that 25 There are eight bits of storage in the twenty eight-bit shift register 58-62 of control and timing circuit 16 for retaining the return address when Jump Subroutine is executed. This address has already been incremented so execution of RET is simply a matter of outputting the address on  $I_a$  line 32 at bit times  $b_{19}$ - $b_{26}$  and also inserting it into the ROM address portion 58 of the shift register. It is also still retained in the return address portion 60.

> A key code is entered into control and timing circuit 16 by depressing a key on the keyboard. A key depression is detected by a positive interrogation of status bit 0. During a computation the keyboard is locked out because this status bit would ordinarily not be interrogated until return to the display loop. The actual key depression saves the state of the system counter (which is also the key code) in the key code buffer 56 (see FIG. 4) and also sets status bit 0. Execution of the KEYBOARD ENTRY instruction routes the key code (six bits) in the key code buffer 56 onto  $I_a$  line 32 and into ROM address register 58 at bit times  $b_{19}$ - $b_{26}$ . The most significant two bits  $b_{25}$  and  $b_{26}$  are set to zero so that a keyboard entry always jumps to one of the first 64 states.

TABLE OF TYPE SIX INSTRUCTION DECODING

Circuit Affected	$I_9I_8I_7I_6I_5I_4I_3I_2I_1I_0$	Instruction
ROM	0000010000	ROM select. One of 8 as specified in bits 19 – 17.
C&T	1 1 1 0 0 1 0 0 0 0 X X X 0 1 1 0 0 0 0	Subroutine return
	X X 0 1 0 1 0 0 0 0	External key code entry to C&T
	X X 1 I 0 I 0 0 0 0	Keyboard entry
DATA STORAGE	1 X 0 1 1 1 0 0 0 0	Send Address from C Register to Data Storage Circuit
	1011110000	Send data from C Register into Data Storage Circuit

Two algorithms used in the calculator will now be discussed to further illustrate the instruction set. The first of these algorithms is a display wait loop, used after a key has been processed and while waiting for another key to be actuated. The second of these algorithms is a floating point multiply operation.

A flow diagram of the display wait loop is shown in FIG. 31. This loop is entered after a keystroke has been processed, register A has been properly loaded with the number to be displayed, and register B contains the display "mask" as discussed above. Two flags or status bits are required. Status bits 0 (SO) is hardwired in control and timing circuit 16 to automatically set whenever a key is down. Status bit 8 (S8) is used in this program to denote the fact that the key which is presently down has already been processed (since a routine may be finished before the key is released). In states D1S1 and D1S2 these two status bits are initialized. Then a loop is used as a time delay (about 14.4 ms.) to wait out any key bounce. In D1S4 status bit 8 (S8) is checked. The first time through the algorithm it must be 1 since it was set in D1S1 to denote the key has been processed. In state D1S5 the display is turned on (actually it is toggled since it must previously have been off; 25 there is no DISPLAY ON instruction). At this time the answer appears to the user. In D1S6 status bit 0 (SO) is checked to see if a key is down. If not (i.e., SO=0), the previous key has been released, and status bit 8 (S8) is reset to 0 (D1S7). The machine is now ready to 30 accept a new key since the previous key has been processed and released. The algorithm cycles through D1S6 and D1S7 waiting for a new key. This is the basic wait cycle of the calculator. If SO=1 in D1S6, the key which is down may be the old key (i.e., the one just pro- 35 cessed) or a new key. This can be determined upon return to D1S4 where status bit 8 (S8) is checked. If a new key is down (S8=0), execution jumps to D1S8, the display is blanked, and a jump out is made to service the key. A listing of the algorithm is given in the table 40 below.

TABLE OF WAIT LOOP ALGORITHM

	LABEL	OPERATION	COMMENT
_	DISI:	1→\$8	Set Status 8
3	D1S2:	0→SO	Reset Status 0
	D1S3:	$P-1 \rightarrow P$	Decrement pointer,
		IF P # 12	48 word loop (3 × 16)
		THEN GO TO D1S3 DISPLAY OFF	to wait out key bounce
	D1S4:	IF S8 # 1	If key not processed,
		THEN GO TO DIS8:	leave routine
10	D1S5:	DISPLAY TOGGLE	Turn on display
	D1S6:	IF SO # 1	If key up, reset
		THEN TO TO D1S7:	S8 and wait
		GO TO D1S2:	Key down. Check if same key
	D1S7:	0 → S8	Indicate key not processed
		GO TO D1S6:	Back to wait for key
	D1S8:		Blank display
13	D1S9:	KEYS→ROM	Jump to start of program to
		ADDRESS	
		CONTINUE	process key that was down.

The floating point multiply algorithm multiplies x times y, where register C contains x in scientific notation and register D contains y (note that in the calculator register C corresponds to the user's X register and register D to the user's Y register). When the multiply key is depressed, the wait loop algorithm will jump instruction a ROM address corresponding to the first step of the multiply algorithm because of the way the instructions KEYS  $\rightarrow$  ROM ADDRESS (state D1S9 in FIG. 31) is executed. The key code actually becomes the next ROM address. At this time the contents of registers A-D are indicated by the following:

Register A floating point form of x
Register B display mask for x
Register C scientific form of x

Register D scientific form of y

The algorithm for executing floating point multiply is given in the table below. The letters in parentheses indicate word select options as follows:

P pointer position
WP Up to a pointer position
X Exponent field
XS Exponent sign

M mantissa field without sign
MS mantissa with sign
W entire word
S mantissa sign only

TABLE OF FLOATING POINT MULTIPLY ALGORITHM

LABEL	OPERATION	COMMENT
MPY1:	STACK→A	Transfer y to A. Drop stack
MPY2:	$A+C \rightarrow C(X)$	Add exponents to form exponent of answer
	$A+C \rightarrow C(S)$	Add signs to form sign 1
	IF NO CARRY GO TO MPY3	of answer.
	$0 \rightarrow C(S)$	Correct sign if both negative
MPY3:	$0 \rightarrow B(W)$	Clear B, then transfer
	$A \rightarrow B(M)$	mantissa of y. $B(X) = 0$ .
	$0 \rightarrow A(W)$	Prepare A to accumulate product
	$2 \rightarrow P$	Set pointer to LSD (Least Significant Digit) Multiplier (Minus 1)
MPY4	$P+1 \rightarrow P$	Increment to next digit.
MPY5	$A+B \rightarrow A(W)$	Add multiplier mantissa to partial
	$C-1 \rightarrow C(P)$	product $C(P)$ times. When $C(P)=0$ ,
	IF NO CARRY GO TO	stop and go to next digit
	MPY5	and and go to hom aight
	SHIFT RIGHT A(W)	Shift partial product right.
	IF P # 12	Check if multiply is complete
	THEN GO TO MPY4	i.e. is pointer at MSD.
	IF A(P) > 1	Check if $MSD = 0$ . If so must
	THEN GO TO MPY6	shift left and correct exp.
	SHIFT LEFT A(M)	Multiply by 10 and decrement exponent
	$C-1 \rightarrow C(X)$	The state of the s
MPY6	$C+1 \rightarrow C(X)$	Always do this to correct for factor of 10 too small
	$A \rightarrow B(XS)$	Duplicate extra product digits
	$A+B \rightarrow A(XS)$	add 11th digits
	IF NO CARRY GO TO	If sum less than 10, then done
	MPY7	a sem iem tijan ro, tijen done
	$A+1 \rightarrow A(M)$	If sum more than 10, add 1
	IF NO CARRY GO TO	If answer was not all 9's, then done
	MPY7	ii answer was not an 2 s, then done

TABLE OF FLOATING POINT MULTIPLY ALGORITHM - Continued

LABEL	OPERATION	COMMENT
MPY7	A+I →A(P) C+I →C(X) A EXCHANGE C(M) GO TO MASK I	If answer was all 9's add 1 and increment exponent Get answer mantissa into C Go to routine to position the answer in A and make the proper mask in B. Then to the DISPLAY program.

# DETAILED LISTING OF ROUTINES AND SUBROUTINES OF INSTRUCTIONS

A complete listing of all of the routines and subroutines of instructions employed by the calculator and of all of the constants employed by these routines and 15 subroutines is given below. All of these routines, subroutines, and constants are stored in ROM's  $\theta$ -6, as indicated at the top of the first page associated with each ROM. Each line in each ROM is separately numbered in the first column from the left-hand side of the page. 20 This facilitates reference to different parts of the lis-

10 ting. Each address in ROM's θ-6 is represented in octal form by four digits in the second column from the left-hand side of the page. The first digit identifies which ROM, and the next three digits represent a nine-bit address (the L preceding these four digits is merely an address identifier). The instruction or constant stored in each address of ROM's θ-6 is represented in binary form in the third column from the left-hand side of the page. Branching addresses are represented in octal form by four digits in the fourth column from the left-hand side of the page. Explanatory comments are given in the remaining columns.

#### ROM O

_							100 0011/500
0	L0000:	1.1111	$\rightarrow$	L0262		POWER 1	
1	L0001:	.1.11111	$\rightarrow$	L0134		*	GO TO ERZ
2	L0002:	11111.1.1.				DIG3	$: A + 1 \rightarrow A[X]$
3	L0003:	11111.1.1.				DIG2	$A + I \rightarrow A[X]$
3							· 211 320
4	L0004:	11111.1.1.				DIG1	$: A + I \rightarrow A[X]$
5	L0005:	1111	$\rightarrow$	L0044			IF NO CARRY GO TO DIGO
6	L0006:	.11.1.1				MULI	: STACK → A
7	L0007:	11	>	L1010	****		SELECT ROM 1
8	L0010:	111.1		2.010		MSI	: DOWN ROTATE
- 6			<b></b> →	1.02.40		MIST	
	L0011:	1,111		L0240	****	1.001.	GO TO MS2
10	L0012:	11	$\rightarrow$	L1013	****	YTX	: SELECT ROM 1
11	L0013:	111111111	>	L0375		STORI	: GO TO STOR2
12	L0014:	111.1				RDOWNI	: DOWN ROTATE
13	L0015:	.1111111	>	L0017			GO TO OWFL3
14	L0016;	.11.1.1				XEY	: STACK → A
			$\rightarrow$	1.0041		/11.	GO TO XEY!
15	L0017:	1111	_	L0041			
16	1.0020:						NO OPERATION
17	L0021:						NO OPERATION
18	1.0022:	11111.1.1.				DIG6	$: A + I \rightarrow A[X]$
19	L0023;	11111.1.1.				DIG5	$A + I \rightarrow A[X]$
20	L0024;	11111.1.1.				DIG4	$A + I \rightarrow A[X]$
21				1.0003		171(14	IF NO CARRY GO TO DIG3
	1.0025:	1.11	<b>→</b>	L0002			
22	L0026:	.11.1.1				PLS1	: STACK → A
23	L0027:	11	$\rightarrow$	L1030	****		SELECT ROM 1
24	L0030:	1.111				FV1	: 1 → S11
25	L0031;	1111.11	>	L0036			GO TO NI
26	L0032:		<b>→</b>	L0036		PV1	: GO TO NI
			~	L0030			
27	L0033:	1,1,1					: 1 → \$10
28	L0034:	1111.11	>	L0036		RORI	: GO TO NI
. 29	L0035:	1 1					RETURN
30	L0036:	.111.1.1				N1	: IF S7 # 1
31 .	L0037:	1111	$\rightarrow$	L0060			THEN GO TO N2
32	L0040:	.111	$\rightarrow$	L3041	****		SELECT ROM 3
33	L0041:	11	>	L1042	****	XEY1	: SELECT ROM 1
34	L0041:	11	Ť	L1043	****		: SELECT ROM I
				L1043			
35	L0043:	.1.11		7 10 45	****		
36	L0044:	11	>	L1045	****	DIG0	: SELECT ROM 1
37	L0045:	********					NO OPERATION
38	L0046:	.11.1.1				DIVI	: STACK → A
39	L0047:	1 <b>1</b>	<b>&gt;</b>	L1051	****		SELECT ROM 1
40	L0050:	111	<b></b> →	L6051	****	DATE	: SELECT ROM 6
41	L0051:						NO OPERATION
42.	L0052:	11	$\rightarrow$	L4053	****	SODI	: SELECT ROM 4
43	L0053:	11	<b>-</b> →	L4054	****		SELECT ROM 4
				LTUJT			
44	L0054:	.11.1.1			****	PRC I	: STACK → A
45	L0055:	11	$\rightarrow$	L1056	****		SELECT ROM I
46	L0056:	.1111				PRE	: 1 → S7
47	L0057:	.11.11	<b>→</b>	L0102			GO TO STOR3
48	L0060:	.1111				N2	: 1 → S7
49	L0061:	.1111111	$\rightarrow$	L0117			GO TO OWFL3
			-	LWITT		DIG9	
50	L0062:	11111.1.1.					
51	L0063:	11111.1.1.					$: A + 1 \rightarrow A[X]$
52	L0064:	11111.1.1.				DIG7	$: A + 1 \rightarrow A(X)$
.53	L0065:	11.14	→	L0022			IF NO CARRY GO TO DIG6
54	L0066:	11111111.				MINI	0 - C - 1 + C[S]
55	L0067:	1.111	→	L0026			JSB PLSI
56	L0070:		•	20020		CLR1	$0 \rightarrow C[W]$
			<b>→</b>	1.0104		CLICI	JSB CLR2
57	L0071:	.111	-	L0104		CHICH	
58	L0072:	1111.11.11	$\rightarrow$	L0366			: GO TO CHS2
59	L0073:	11.1				RCLI	: IF S8 # 1
60	L0074:	.11111	<b>→</b>	L0114			THEN GO TO RCL3
61	L0075:	.111.111	$\rightarrow$	L0115			GO TO RCL4
62	L0076:	.11.1				· ENTER!	$C \rightarrow STACK$
63	L0077:	1.1111					$0 \rightarrow SII$
64	L0100:	1.1.11					0 → \$10
65	L0101:	.11111					0 → \$7
0.0	, EUIVI.						

## ROM O-Continued

				<del></del>				
66	L0102:	.111				STOR3	:	$0 \rightarrow \$4$
67	L0103:	.1.141	$\rightarrow$	100	GO TO	OWFLI		
68	L0104:	.111.1.1				CLR2	:	IF S7 # 1
69	L0105:	1111.14		L0216				THEN GO TO CLR3
70	L0106:	.11.1						IF \$4 # 1
71	L0107:	.11111	$\rightarrow$	LOIII				THEN GO TO CLR4
72	L0110:	1[1]1.11	$\rightarrow$	L0216		G. D.		GO TO CLR3
73	L0111:	.11.1				CLR4	: .	C → STACK
74	L0112:	.11.1		1.007/				C → STACK
75	L0113:		>	L0076		DCI 2	_	GO TO ENTER!
76	L0114:	.11.1				RCL3		C → STACK
77	L0115:	1.1.1.1				RCL4	:	$\begin{array}{c} M \to C \\ 0 \to S7 \end{array}$
78	L0116:	.11111				OWFL7 OWFL3	:	0 → S/ 1 → S4
79	L0117:	.11				OWFL1	:	$0 \rightarrow \$8$
80 81	L0120: L0121:	111 .11111.				OWFL4	:	$C \rightarrow A[W]$
82	L0121: L0122:	.11.111.				OWFL5	:	$A \rightarrow B[W]$
82	L0122:	1111				OWILS	•	$12 \rightarrow P$
84	L0123:	11.1.11.						$0 \rightarrow C[MS]$
85	L0125:	.11111.						$C + 1 \rightarrow C[P]$
86	L0126:	.11111.						$C+1 \rightarrow C[P]$
87	L0127:	.11.111.1.						IF C[XS] = 0
88	L0130:	линин	<b>→</b>	L0177				THEN GO TO MSK1
89	L0131:	111.1.1.						$0 - C - 1 \rightarrow C[X]$
90	L0132:	.11.111.1.						IF C[XS] = 0
91	L0133:	11111	<del>&gt;</del>	L0221				THEN GO TO MSK2
92	L0134:	.1.11				ERZ	:	1 → S5°
93	L0135:	11111.1.						$A + B \rightarrow A[XS]$
94	L0136:	.11111	>	L0141				IF NO CARRY GO TO OWFL2
95	L0137:	11111.						$0 \rightarrow C[W]$
96	L0140:	1:11	$\rightarrow$	L0120		011157		JSB OWFL1
97	L0141:	11[11].				OWFL2	:	$0 \to C[W]$
98	L0142:	.1.1111.						$C - 1 \rightarrow C[WP]$
99	L0143:							0 → C[XS]
100	L0144:	111.11111		1.0120				A EXCHANGE C[S]
101	L0145:	.1.111	>	L0120		DICA		GO TO OWFLI
102	L0146:	.111				DIS4 DIS3	:	$ \begin{array}{c} 0 \to \$4 \\ 0 \to \$9 \end{array} $
103	L0147:	1111				Diss	•	0 → 39 12 → P
104	L0150: L0151:	1111				DIS5		$0 \rightarrow 80$
105 106	L0151:	111				DIS6	:	$P-1 \longrightarrow P$
107	L0153:	111.11				2.00		IF P # 12
107	L0154:	,11.1.1.11		L0152				THEN GO TO DIS6
109	L0155:	11.1	-					DISPLAY OFF
110	L0156:	11.1.1						IF S9 # 1
111	L0157:	.1111111	<b>→</b>	L0171				THEN GO TO DIS7
112	L0160:	.1.111						$0 \rightarrow \$5$
113	L0161:	.11.1.						SHIFT LEFT A[X]
114	L0162:	11.1				TKR	•:	KEYS → ROM ADDRESS
115	L0163:	111				DIS9	:	1 → §9
116	L0164:	111						$i \rightarrow P$
117	L0165:	.1.1.1.1						IF S5 # 1
118	L0166:	.1111.1.11	$\rightarrow$	L0172				THEN GO TO DIS10
119	L0167:	.111111.						$C + 1 \rightarrow C[WP]$
120	L0170:	.1111111	$\rightarrow$	L0163		<b>D.</b>		IF NO CARRY GO TO DIS9
121	L0171:	1.1				DIS7	:	DISPLAY TOGGLE
122	L0172:	1.1				DIS10	:	IF SO # 1
123	L0173:	.1111111	>	L0163				THEN GO TO DIS9
124	L0174:	.11.1111	~	L0151		SCINT9	:	GO TO DIS5 $A \rightarrow B[X]$
125	L0175:	.11.1.1.		1.0245		SCINIA	•	GO TO SCINT4
126	L0176:	1.11.111	$\stackrel{\longrightarrow}{\rightarrow}$	L0245		MSK1		JSB SROUND
127	L0177:	111111	7	L0236		MORI	•	$0 \to A[X]$
128 129	L0200: L0201:	1,111.1.1. 11111.1.1.						$A + 1 \rightarrow 0 A[X]$
130	L0201:	.11.1.						SHIFT LEFT A(X)
131	L0203:	111.111.						A EXCHANGE B[W]
132	L0204:	11.1.						IF $A \leq B[X]$
133	L0205:	.1111.1111.	$\rightarrow$	L0175				THEN GO TO SCINT9
134	L0206:	.11.1.1.						$A \rightarrow B[X]$
135	L0207:	11.11.1.1.				MSK11	:.	$A-1 \rightarrow A[X]$ IF NO CARRY GO TO MSK12
136	L0210:	111.1111	>	L0233		14027		
137	L0211:	111.11				MSK14	:	IF P # 3 THEN GO TO MSK13
138	L0212:	11.11.11	<b>→</b>	L0226	****	MCVIE		
139	L0213:	11	$\rightarrow$	L1214	****	MSK15	:	SELECT ROM 1
140	L0214:	111		10011		MSK28	:	$P-1 \rightarrow P$ GO TO MSK14
141	L0215:	11111	$\rightarrow$	L0211		CLD2	٠.	$0 \rightarrow S7$
142	L0216:	.11111				CLR3	:	0 → <b>S</b> 7
143	L0217:	.111		L0121				GO TO OWFL4
144	L0220:	.1.1111		LUIZI		MSK2	:	$C \rightarrow A[X]$
145	L0221:	.111.1.		L0236		1140154	•	JSB SROUND
146	L0222: L0223:	11111.1.1	-	20230				$A + I \rightarrow A[X]$
147	L0223:	11.11.1.1.	1.			MSK21	;	$A-I \rightarrow A[X]$
148	L0224: L0225:	111111	<b>→</b>	L0231			•	IF NO CARRY GO TO MSK22
149 150	L0225:	.1.11.1.1.	•			MSK13	٠. :	$C-1 \rightarrow C[X]$
151	L0227:	11111	$\rightarrow$	L0214				IF NO CARRY GO TO MSK28
151	L0230	11.1111		L0213				GO TO MSK15
153	L0231:	1.1111.				MSK22	:	SHIFT RIGHT A[M]
154	L0232:	11.11	. →	L0224				JSB MSK21
155	L0233:	111		200		MSK12	:.	$P-1 \rightarrow P$
156	L0234:	1111.						SHIFT RIGHT C[M]
157	L0235:	1111.1		L0207		00.0	_	JSB MSK I I
158	L0236:	11		- L1237	****	SROUN	υ:	SELECT ROM 1
159	L0237:	11						RETURN

# ROM O-Continued

160	L0240:	11		L1241	****	MS2		SELECT ROM 1
161	L0241:	111.1.		L1241		SCINT3	:	IF $A >= B[XS]$
162	L0242:	1.11.111	<b>→</b>	L0245		oc iivi 5	•	THEN GO TO SCINT4
163	L0243:	11111.1.1.		L0243		SCINT2		
	L0244:					SCIN12	•	$\begin{array}{c} A+1 \rightarrow A[X] \\ A-1 \rightarrow A[XS] \end{array}$
164	L0244:	11.1111.1. 111.1.				CCINIT4	-	$V = V \longrightarrow V(V_2)$
165						SCINT4	:	$\begin{array}{c} 0 \longrightarrow C[X] \\ 3 \longrightarrow P \end{array}$
166	L0246:	!1!1				CONTRA		
167	L0247:	111.11				SCINT7	:	IF P # 12
168	L0250:	1111111	-	L0361				THEN GO TO SCINTS
169	L0251:	11.111.				SCINT6	:	B EXCHANGE C[W]
170	L0252:	.11.11				DIST	:	0 → S6
174	L0253:	.11111.1	$\rightarrow$	L0147				JSB DIS3
172	L0254:	1.1111.11.						$0 \rightarrow A[MS]$
173	L0255:	.11.1				DENTI	:	IF S4 # 1
174	L0256:	1.1111	> `	L0260				THEN GO TO DENT2
175	L0257:	.11.1						C → STACK
176	L0260:	.11.11				DENT2	:	0 → S6
177	L0261:	111.1111	$\rightarrow$	L0351				GO TO DENT3
178	L0262:	111.1.1				POWER2		CLEAR REGISTERS
179	L0263:	11.1						CLEAR STATUS
180	L0264:	11						1 → S2
181	L0265:	.11111	٠	LOIII				GO TO CLR4
182	L0266:	11111.1.1.	•	LUIII		DENT8	:	$A + 1 \rightarrow A[X]$
183	L0267:	11.				DENTE		IF B[M] = 0
184	L0270:	11111.11		L0346				THEN GO TO DENT18
				L0340				IF P # 3
185	L0271:			1.0277				THEN GO TO DENTS
186	L0272:	1.111111111	-	L0277				
187	L0273:							$0 \to C[W]$
188	L0274:	.11111111.			• •			$C + 1 \rightarrow C[S]$ $C + 1 \rightarrow C[S]$
189	L0275:	.111111111.						$C + I \rightarrow C[S]$
190	L0276:	11.111				DENTE		13 → P
191	L0277:	11.11.				DENTS		SHIFT RIGHT C[WP]
192	L0300:	11.		1.02.12		DENT19	:	IF B[M] = 0
193	L0301:	111.1111	->	L0313				THEN GO TO DENTIO
194	L0302:	1111						$12 \rightarrow P$
195	L0303:	1111.						IF A[P] >= 1
196	L0304:	111.1111	. →	L0313				THEN GO TO DENT10
197	L0305:	1.111.1.1.						$0 \to A[X]$
198	L0306:	11.11:1.1.				DENTII		$A-1 \rightarrow A[X]$
199	L0307:	1111.						IF A[P] >= 1
200	L0310:	111.1111	$\rightarrow$	L0313				THEN GO TO DENTIO
201	L0311:	.111.						SHIFT LEFT A[M]
202	L0312:	1111.11	>	L0306			•	GO TO DENTII
203	L0313:	.11.1.1.				DENT10	:	$A \rightarrow B[X]$
204	L0314:	11.111.						B EXCHANGE C[W]
205	L0315:	111.1.111.						A EXCHANGE C[W]
206	L0316:	.1.111						$0 \rightarrow S5$
207	L0317:	.11111	$\rightarrow$	L0146				JSB DIS4
208	L0320:	11.111.						B EXCHANGE C[W]
209	L0321:	111.1.						$0 \to C[X]$
210	L0322:	.11111.11.						$C + 1 \rightarrow C[MS]$
211	L0323:	11				DENT12		0 → P
212	L0324:	.1.111.						$C-1 \rightarrow C[P]$
213	L0325:	1111				DENT4		$P+1 \rightarrow P$
213	L0326:	.1.111.				DENTY		$C-1 \rightarrow C[P]$
215	L0327:	11.11.1.11		L0332				IF NO CARRY GO TO DENT6
			•	L0332				SHIFT LEFT A[WP]
216	L0330:	.111.	$\rightarrow$	1.0225				
217	L0331:	11.1.1.111	-	L0325		DENT6		GO TO DENT4 A EXCHANGE B[X]
218	L0332:	111.1.1.				DENIO		
219	L0333:	.11.111.						$A \rightarrow B[W]$
220	L0334:	.1.1.1.1		1.02.40				IF S5 # 1
221	L0335:	11111	7	L0340				THEN GO TO DENT7
222	L0336:	.111		1.0212				$1 \rightarrow $6$
223	L0337:	111.1111	>	L0313		DENTE		GO TO DENTIO
224	L0340:	.111.1		1.0244		DENT7	:	IF S6 # 1
225	L0341:	1.11.11.11	>	L0266				THEN GO TO DENT8
226	L0342:	111						P 1→ P
227	L0343:	1.1.11		1.0277				IF P # 2
228	L0344:	1.11111111	>	L0277				THEN GO TO DENTS
229	L0345:	1111	$\rightarrow$	L0300		DENTE		GO TO DENT19
230	L0346:	11111.				DENT18		SHIFT RIGHT C[W]
231	L0347:	11.111.		10146				B EXCHANGE C[W]
232	L0350:	.11111		L0146		DENTA		JSB DIS4
233	L0351:	11111.				DENT3	:	$0 \to C[W]$
234	L0352:	1.111.						$0 \to B[W]$
235	L0353:	11.111						13 → P
236	L0354:	11.11						LOAD CONSTANT 3
237	L0355:	111						0 → \$8
238	L0356:	.1.11.1.1.						$C-1 \rightarrow C[X]$
239	L0357:	11.1.1.						B EXCHANGE C[X]
240	L0360:	11.11111	<b>→</b>	L0323			1	GO TO DENT12
241	L0361:	1111.		*		SCINT5		IF A[P] >= 1
242	L0362:	1.1.1111	<b></b> →	L0251		L0363:		THEN GO TO SCINT6
243	10363:	.1.111.				- "		$C - I \rightarrow C[P]$
244	L0364:	1111			-			$P+1 \rightarrow P$
245	L0365:	1.111111	$\rightarrow$	L0247				GO TO SCINT7
246	L0366:	1111111.	-			CHS2		$0 - C - 1 \rightarrow C[S]$
247	L0367:	.111111.						$C \rightarrow A[S]$
247	L0370:	.111.1.						$C \rightarrow A[X]$
249	L0370:	.1111111		L0147				GO TO DIS3
250	L0371:	.1111111		2017/		•		NO OPERATION
251	L0373:	*********						NO OPERATION
252	L0373:							NO OPERATION
253	L0375:	1.1.1				STOR2		C EXCHANGE M
254	L0376:	1.1.1.1				J		$M \rightarrow C$
255	L0377:	.11.11	<b>→</b>	L0102				GO TO STOR3
	EU311.	***********		20102	·			

# ROM 1

	V. s.					
0 1	L1000: L1001:					NO OPERATION NO OPERATION
2	L1002:	11	4.14.11		R3 :	1 → S1
3 4	L1003: L1004:	11.11.11	→ L1066		R2 :	GO TO R12 1 → S1
5	L1005:	.111.111	→ L1115			GO TO R13
6 7	L1006: L1007:	1111 .11	→ L2010	****	XTY :	0 → S9 SELECT ROM 2
· 8	L1010:	111111	→ L1346		SMUL11:	JSB MPY
9 10	L1011: L1012:	.111.111 .11	→ L1115	****	SQR1	GO TO R13 SELECT ROM 2
11	L1012.	11	→ L2013		XTYII	1 → S8
12 13	L1014: L1015:	.111.1.1 1.11.11	→ L1026		•	IF S7 # 1 THEN GO TO XTY12
14	L1015:	.11111				$0 \rightarrow S7$
15 16	L1017: L1020:	1111111 .111.111	→ L1374 → L1115			JSB SQR GO TO R13
17	L1020:	11	→ L4022	****	RETR4 :	SELECT ROM 4
18 19	L1022: L1023:	11.1.111	→ L1065		R6 :	GO TO R11 1 → S1
20	L1023:	111			R4 :	1 → S3
21 22	L1025:	.111.111	→ L1115 → L1006		XTY12 :	GO TO R13 JSB XTY
23	L1026: L1027:		→ L1114		X1112 .	GO TO R14
24	L1030:	.11111	→ L1154		ADD11 :	$0 \to \$7$ JSB ADD
25 26	L1031: L1032:	.11.111	→ L1115			GO TO R13
27	L1033: L1034:	.11111	→ L0035	****	DIG10 :	0 → S7 SELECT ROM 0
28 29	L1034:	11	L0033		RETII :	RETURN
30 31	L1036:	,11.1	→ L1060		DIGII :	IF S4 # 1 THEN GO TO DIG14
32	L1037: L1040:	1111	→ L1033			GO TO DIG10
33 34	L1041: L1042:	11111111	→ L1317		XEY :	NO OPERATION GO TO MS17
35	L1042.	.1.11.1111	→ L1133		SUM11	GO TO SUM12
36 37	L1044: L1045:	.111.111 .111.1.1	→ L1115		R0 :	GO TO R13 IF S7 # 1
38	L1045:	11.11111	→ L1033			THEN GO TO DIG10
39 40	L1047: L1050:	1111.11	→ L1036		SDIVII :	GO TO DIG11 0 → \$7
41	L1051:	3111131	→ L1076			GO TO DI
42 43	L1052: L1053:	.11.1 .111.1.1			PRC2 :	C → STACK IF S7 # 1
44	L1054:	.111	→ L1100		*	THEN GO TO PRC4
45 46	L1055: L1056:	14111 111.1.111.	→ L1070		PRC11 :	GO TO PRC3 A EXCHANGE C[W]
47	L1057:	.14.1.11	→ L1052			GO TO PRC2
48 49	L1060: L1061:	11.1			DIG14 : TKRR1 :	CLEAR STATUS KEYS → ROM ADDRESS
50	L1062:				R9 :	NO OPERATION
51 52	L1063: L1064:	11			R8 : R7 :	NO OPERATION 1 → S1
53	L1065:	111			R11 :	$1 \rightarrow S3$
54 55	L1066: L1067:	11 .111.111	→ L1115		R12 :	1 → S2 GO TO R13
56	L1070:	.11111			PRC3 :	$0 \rightarrow S7$
57 58	L1071: L1072:	.11.1.11.1	→ L1153			JSB SUB DOWN ROTATE
59	L1073:	.11.1,	4.45			$C \rightarrow STACK$
60 61	L1074: L1075:	.1.11.1.1. .1.11.1.1.				$C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$
62	L1076:	11111	→ L1344		DI :	JSB DIV
63 64	L1077: L1100:	.111.1.1 111111	→ L1115 → L1346		PRC4 :	JSB R13 JSB MPY
65	L1101:	.1.11.1.1.				$C-1 \rightarrow C[X]$
66	L1102:	.1.11.1.1.				$C-1 \rightarrow C[X]$ JSB R13
	T 1103	.111.1.1	→ LIII3			
67 68	L1103: L1104:	.111.1.1 111.1	→ L1115		R100 :	DOWN ROTATE
68 69	L1104: L1105:	111.1 .1.11.1.1.	→ LIII5		R100 :	DOWN ROTATE $C - 1 \rightarrow C[X]$
68 69 70 71	L1104: L1105: L1106: L1107:	111.1 .1.11.1.1. .1.11.1.1. 1.111.111.	→ LIII3		R100 : ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$
68 69 70 71 72	L1104: L1105: L1106: L1107: L1110:	111.1 .1.11.1.1. .1.11.1.1. 1.111.111.	→ LIII3			DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$
68 69 70 71 72 73 74	L1104: L1105: L1106: L1107: L1110: L1111: L1112:	114.1 .4.11.1.4. .4.11.1.1. 1.111.11				DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT $A[W]$ $A \in XCHANGE C[W]$
68 69 70 71 72 73 74 75	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113:	111.1 1.11.1.1. 1.11.1.1. 1.111.11	→ L11337		ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT $A[W]$ $A \in XCHANGE C[W]$ GO TO RTN16
68 69 70 71 72 73 74 75 76 77	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113: L1114: L1115:	11.1.1 1.11.1.1. 1.11.1.1. 1.11.1.1. 1.11.1.11. 11.1.1.1.		****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0
68 69 70 71 72 73 74 75 76 77 78	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113: L1114: L1115: L1116:	11.1.1 J.H.1.1. 1.11.1.1 H.H.1.11 H.H.1.11 H.H.1.1 H.H.1 J.H.1 J.H.1	→ L1337	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$
68 69 70 71 72 73 74 75 76 77 78 79 80	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113: L1114: L1115: L1116: L1117: L1117:	11.1.1 J.11.1.1. J.11.1.1. J.11.1.11. J.11.1.11. J.11.1.11. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1.	→ L1337 → L0116	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C + C \rightarrow C[P]$
68 69 70 71 72 73 74 75 76 77 78 79	L1104: L1105: L1106: L1107: L1110: L1111: L1113: L1114: L1115: L1116: L1117:	11.1.1 J.H.1.1. J.H.1.1. J.H.1.1 H.H.1.1 H.H.1.1 H.L.1 	→ L1337	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE } C[W]$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C + C \rightarrow C[P]$ IF NO CARRY GO TO
68 69 70 71 72 73 74 75 76 77 78 79 80 81	L1104; L1105; L1106; L1107; L1110; L1111; L1112; L1113; L1114; L1115; L1116; L1117; L1120; L1121;	11.1.1 1.11.1.1. 1.11.1.1. 1.11.1.11. 1.11.1.11. 11.1.1.1.	→ L1337 → L0116	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C + C \rightarrow C[P]$ IF NO CARRY GO TO $MSK16$ $B \rightarrow C[WP]$
68 69 70 71 72 73 74 75 76 77 78 79 80 81	L1104: L1105: L1107: L1110: L1111: L1112: L1113: L1114: L1115: L1116: L1117: L1120: L1121:	11.1.1 1.11.1.1 1.11.1.1 1.11.1.11 11.1.111 11.1.1.1.	→ L1337 → L0116	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C + C \rightarrow C[P]$ IF NO CARRY GO TO $MSK16$ $B \rightarrow C[WP]$ $C + 1 \rightarrow C[W]$
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113: L1114: L1115: L1116: L1117: L1120: L1121: L1122: L1122: L1123: L1124: L1124: L1125:	11.1.1 J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.1.1.1. J.1.1. J.1. J.1.1. J.1. J.1.1. J.1. J.1.1. J.1. J.	→ L1337 → L0116	****	ONE :	DOWN ROTATE $C-1 \rightarrow C[X]$ $C-1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A+1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \in XCHANGE C[W]$ GO TO RTN16 STACK $\rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C+C \rightarrow C[P]$ IF NO CARRY GO TO MSK16 $B \rightarrow C[WP]$ $C+1 \rightarrow C[W]$ IF $C[S] = 0$ THEN GO TO MSK16
68 69 70 71 72 73 74 75 76 77 78 79 80 81	L1104: L1105: L1106: L1107: L1110: L1111: L1112: L1113: L1114: L1115: L1116: L1117: L1120: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1121: L1122: L1123: L1124:	11.1.1	<ul> <li>→ L1337</li> <li>→ L0116</li> <li>→ L1130</li> </ul>	****	ONE :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[XS]$ $C + C \rightarrow C[P]$ IF NO CARRY GO TO $MSK16$ $B \rightarrow C[WP]$ $C + 1 \rightarrow C[W]$ IF C[S] = 0
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88	L1104; L1105; L1106; L1107; L1110; L1111; L1112; L1113; L1114; L1115; L1116; L1117; L1120; L1121; L1122; L1122; L1123; L1124; L1125; L1126; L1127; L1127; L1127; L112130;	11.1.1 J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J	<ul> <li>→ L1337</li> <li>→ L0116</li> <li>→ L1130</li> </ul>	****	ONE :	DOWN ROTATE $C-1 \rightarrow C[X]$ $C-1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A+1 \rightarrow A[S]$ SHIFT RIGHT A[W] A EXCHANGE C[W] GO TO RTN16 STACK $\rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $0 \rightarrow C[XS]$ $C+C \rightarrow C[P]$ IF NO CARRY GO TO MSK16 $B \rightarrow C[WP]$ $C+1 \rightarrow C[W]$ IF $C[S] = 0$ THEN GO TO MSK16 SHIFT RIGHT $C[MS]$ SHIFT RIGHT $C[MS]$ SHIFT RIGHT $C[MS]$ A EXCHANGE $C[W]$
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87	L1104; L1105; L1106; L1107; L1110; L1111; L1112; L1113; L1114; L1115; L1116; L1117; L1120; L1121; L1122; L1123; L1124; L1125; L1124; L1125; L1126; L1127;	11.1.1 1.11.1.1 1.11.1.1 1.11.1	<ul> <li>→ L1337</li> <li>→ L0116</li> <li>→ L1130</li> </ul>	****	ONE : R14 : R13 : MSK20 :	DOWN ROTATE $C - 1 \rightarrow C[X]$ $C - 1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A + 1 \rightarrow A[S]$ SHIFT RIGHT A[W] $A \text{ EXCHANGE C[W]}$ GO TO RTN16 $STACK \rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $C + C \rightarrow C[P]$ IF NO CARRY GO TO $MSK16$ $B \rightarrow C[WP]$ $C + 1 \rightarrow C[W]$ IF $C[S] = 0$ $THEN GO TO MSK16$ SHIFT RIGHT GO TO MSK16 SHIFT RIGHT C[MS] SHIFT RIGHT B[MS] $A \text{ EXCHANGE C[W]}$ $C \rightarrow A[S]$ GO TO MSKR0
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88	L1104; L1105; L1106; L1107; L1110; L1111; L1112; L1113; L1114; L1115; L1116; L1117; L1120; L1121; L1122; L1123; L1124; L1125; L1126; L1127; L1121; L1126; L1121; L1121; L1121; L1123; L1123; L1124; L1124; L1125; L1126; L1121; L1121; L1121; L1122; L1123; L1123; L1124; L1123; L1124; L1124; L1125; L1126; L1121; L1121; L1121; L1122; L1123; L1123; L1124; L1123; L1124; L1125; L1126; L1127; L1126; L1127; L1127; L1128; L1129; L1129; L1129; L1121; L1121; L1121; L1122; L1123; L1124; L1124; L1125; L1126; L1127; L1126; L1127; L1126; L1127; L1126; L1127; L1126; L1127; L1128; L1128; L1129; L1129; L1129; L1129; L1121; L1121; L1121; L1122; L1123; L1124; L1124; L1125; L1126; L1127; L1126; L1127; L1126; L1127; L1127; L1128; L1128; L1129; L1129; L1129; L1129; L1121; L1121; L1121; L1121; L1122; L1123; L1124; L1124; L1125; L1126; L1127; L1127; L1127; L1128; L1128; L1129; L1129; L1129; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1121; L1	11.1.1 J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.11.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J.1.1.1. J.1.1. J.1. J.1.1. J.1. J.	<ul> <li>→ L1337</li> <li>→ L0116</li> <li>→ L1130</li> <li>→ L1130</li> </ul>	****	ONE : R14 : R13 : MSK20 :	DOWN ROTATE $C-1 \rightarrow C[X]$ $C-1 \rightarrow C[X]$ $0 \rightarrow A[W]$ $A+1 \rightarrow A[S]$ SHIFT RIGHT A[W] A EXCHANGE C[W] GO TO RTN16 STACK $\rightarrow A$ SELECT ROM 0 $0 \rightarrow C[S]$ $0 \rightarrow C[S]$ $0 \rightarrow C[XS]$ $C+C \rightarrow C[P]$ IF NO CARRY GO TO MSK16 $B \rightarrow C[WP]$ $C+1 \rightarrow C[W]$ IF $C[S] = 0$ THEN GO TO MSK16 SHIFT RIGHT $C[MS]$ SHIFT RIGHT $C[MS]$ SHIFT RIGHT $C[MS]$ A EXCHANGE $C[W]$

## ROM 1-Continued

93	L1135:	.11.1				IF S4 # 1
94	L1136:	1.1,1.1.11	→ L1252			THEN GO TO SUM 14
95	L1137:	.111	→ L3140	****	_	SELECT ROM 3
96	L1140:	111.1.			R :	0 → C[X]
97 98	L1141: L1142:	11.1.1 11.11111	→ L1227			IF \$3 # I THEN GO TO RNDI
99	L1143:	.1111.1.1.	, 2.22,			$C+1 \rightarrow C[X]$
100	L1144:	1.1.1.1.1.				$C + C \rightarrow C[X]$
101	L1145:	1.1.1.1.1.			DNIA	$C + C \rightarrow C[X]$
102 103	L1146: L1147:	11.1 11.11111	→ L1227		RN3 :	IF S2 # 1 THEN GO TO RND1
103	L1150:	1.1.1.1	→ L1227			IF S1 # 1
105	L1151:	111111	→ L1234			THEN GO TO RND3
106	L1152:	1.111	→ L1240			GO TO SCIN
107	L1153:	11111111.			SUB :	$0 - C - 1 \rightarrow C[S]$
108 109	L1154: L1155:	.11.111. 11111111.1.			ADD :	$\begin{array}{c} A \to B[W] \\ A+1 \to A[XS] \end{array}$
110	L1156:	1111111.1.				$A + I \rightarrow A[XS]$
111	L1157:	.111111.1.				$C+1 \rightarrow C[XS]$
112	L1160:	.111111.1.				$C+1 \rightarrow C[XS]$
113	L1161:	11.1.	. 11144			IF A >= C[X] $THEN CO TO ADDA$
114 115	L1162: L1163:	.111.111 111.1.111.	→ L1164			THEN GO TO ADD4 A EXCHANGE C[W]
116	L1164:	11111.			ADD4 :	
117	L1165:	1111.11111	→ L1367			THEN GO TO ADD2
118	L1166:	.1111.1.11	→ L1172		ADD1	GO TO ADD7
119 120	L1167: L1170:	1.1111. 11111.			ADD3 :	SHIFT RIGHT A[M] IF A[M] >= I
120	L1171:	1111111	→ L1370			THEN GO TO ADDS
122	L1172:	.1.1111.1.			ADD7 :	$C-1 \rightarrow C[XS]$
123	L1173:	.1.1111.1.				$C - I \rightarrow C[XS]$
124	L1174:	1.111.1.1.				0 → A[X] A EXCHANGE C[S]
125 126	L1175: L1176:	111.11111. 11.1.1111.				$A - C \rightarrow A[S]$
127	L1177:	1111111.				F A[S]  >= 1
128	L1200:	1111	→ L1204			THEN GO TO ADD8
129	L1201:	1111.1.11.				$A + C \rightarrow A[MS]$
130	L1202:	11.1.1111. .11	→ L2204	****		$A - C \rightarrow A[S]$ SELECT ROM 2
131 132	L1203: L1204:	.1.111.	- L2204		ADD8 :	$A - C \rightarrow C[M]$
133	L1205:	111111	→ L1207			IF NO CARRY GO TO ADD9
134	L1206:	1.11.11.			4 D.D.O	$0 - C \to C[MS]$
135	L1207:	1111.	→ L2211	****	ADD9 : ADD10 :	$C \rightarrow A[M]$ SELECT ROM 2
136 137	L1210: L1211:	.11	→ L2211		ADDIO :	NO OPERATION
138	L1212:					NO OPERATION
139	L1213:					NO OPERATION
140	L1214:	.11111.				$C+1 \to C[P]$ $0 \to C[X]$
141 142	L1215: L1216:	111.1. .1.1111.				$C - 1 \rightarrow C[WP]$
143	L1217:	11.111.				B EXCHANGE C[W]
144	L1220:	111.1.111.				A EXCHANGE C[W]
145	L1221:	111				$P-1 \rightarrow P$
146	L1222:	.1111.11	→ L1116			GO TO MSK20 NO OPERATION
147 148	L1223: L1224:					NO OPERATION
149	L1225:					NO OPERATION
150	L1226:	*********				NO OPERATION
151	L1227:	1.1.1			RNDI :	IF S1 # 1
152	L1230:	111.1.11	→ L1232			THEN GO TO RND2 $C + 1 \rightarrow C[X]$
153 154	L1231: L1232:	.1111.1.1. 11.1.			RND2 :	IF S2 # 1
155	L1233:	11111.11	→ L1236			THEN GO TO RND4
156	L1234:	.1111.1.1.			RND3 :	$C+1 \rightarrow C[X]$
157	L1235:	.1111.1.1.	10227	****	DND4 -	$C+1 \rightarrow C[X]$ SELECT ROM 0
158 159	L1236: L1237:	1 .1111	→ L0237 → L1140		RND4 :	SELECT ROM 0 GO TO R
160	L1237.	1	→ L0241	****	SCIN :	SELECT ROM 0
161	L1241:	111.1			MS11 :	DOWN ROTATE
162	L1242:	.111.1.1				IF S7 # 1
163 164	L1243:	111.1111 .11111	→ L1351			THEN GO TO M\$12 $0 \rightarrow $7$
165	L1244: L1245:	11.111.1	→ L1331			JSB ROTI
166	L1246:	.11.1				C → STACK
167	L1247:	111	→ L1010			GO TO SMULL11
168	L1250:	.11.11	I.0353	****	MSKR0 :	0 → S6 SELECT BOM 0
169 170	L1251: L1252:	<b>1</b> 1111111.	→ L0252		SUM14 :	SELECT ROM 0 $0 - C - 1 \rightarrow C[S]$
171	L1252:	.1111.1			JUMIT :	
172	L1254:	.11				$\begin{array}{c} 0 \to S7 \\ 1 \to S4 \end{array}$
173	L1255:	.11.1.1			SUM13 :	$STACK \rightarrow A$
174	L1256:	111				$ \begin{array}{ccc} 0 & \rightarrow & S8 \\ C & \rightarrow & STACK \end{array} $
175 176	L1257: L1260:	.11.1 .11.111	→ L1154			JSB ADD
177	L1261:	111.1				DOWN ROTATE
. 178	L 1262:	.11111.				$C \rightarrow A[W]$
170	L1263:	111111	→ L1346			JSB MPY
180	1.1264:	.11.1	1 1247			IF S4 # 1 THEN GO TO SUM16
181 182	1.1265; 1.1260;	11111111 11111111.	→ L1267			$0 - C - 1 \rightarrow C[S]$
183	1 1207:	11.1.1			SUM16 :	STACK → A
184	1 4 2 70:	.11.1				$C \rightarrow STACK$
185	1.1271.	111.1.111.				A EXCHANGE C[W]
186	1 1 2 7 2 :	.1. 111.1	→ 1.1107			JSB ONE

## ROM 1 – Continued

187	L1273:	.11.1						IF S4 # 1
188	L1274:	1.111111.11	$\rightarrow$	L1276				THEN GO TO SUM 15
189	L1275:	.1.111111.						$C - 1 \rightarrow C[S]$
190	L1276:	.11.111	<b>→</b>	L1154		SUM15		JSB ADD
191	L1277;	111.1	-	21134		JOMIS	•	DOWN ROTATE
192	L1300:	.11.1.1						$STACK \rightarrow A$
193	L1301:	11.111	-	L1154				JSB ADD
194	L1302:	.11.1						C → STACK
195	L1303:	111.1						DOWN ROTATE
196	L1304:	111.1						DOWN ROTATE
197	L1305:			L1115				
		.111.111						GO TO R13
198	L1306:	.1111.1	$\rightarrow$	L1107		MS14	:	JSB ONE
199	L1307:	.11.1.11.1	<del>&gt;</del>	L1153				JSB SUB
200	L1310:	11.111.						B EXCHANGE C[W]
201	L1311:	111.1						DOWN ROTATE
202	L1312.	111.1.111.						A EXCHANGE C[W]
				1 1244				
203	L1313:	11111	-	L1344				JSB DIV
204	L1314:	11						1 → S8
205	L1315:	11111111		L1374				JSB SQR
206	L1316:	.11.1.1						$STACK \rightarrow A$
207	L1317:	.11.1				MS17	•	$C \rightarrow STACK$
							•	A EXCHANGE C[W]
208	L1320:	111.1.111.		11115				
209	L1321:	111.111	_	L1115		CCV.		GO TO R13
210	L1322:	111.1,				CSN	:	DOWN ROTATE
211	L1323:	111.1		100				DOWN ROTATE
212	L1324:	11111111.						$0 - C - 1 \rightarrow C[S]$
213	L1325:	111.1		100				DOWN ROTATE
214	L1326:	111.1						DOWN ROTATE
				1 1227		1.1.		
215	L1327:	11.1111111	<b>→</b>	L1337				GO TO RTN16
216	L1330:							NO OPERATION
217	L1331:	11.111.				ROTI	:	B EXCHANGE C[W]
218	L1332:	111.1						DOWN ROTATE
219	L1333:	.11.1.1						$STACK \rightarrow A$
220	L1334:	11.111.						B EXCHANGE C[W]
221	L1335:	.11.1						$C \rightarrow STACK$
222	L1336:	1111.						$B \rightarrow C[W]$
223	L1337:	11.1				RTN16	:	DISPLAY OFF
224 225	L1340:	. 1111.111	>	L1364				GO TO RTN9
225	L1341:	.11.1				RTN8	:	IF S4 # 1
226	L1342:	1111		L1021			•	т
220				L3344	****	RETR3		SELECT ROM 3
227	L1343:	.111	-	L3344			•	
228	L1344:	111.11.11.				DIV	:	A EXCHANGE C[MS]
229	L1345:	11111111	$\rightarrow$	L1347				GO TO DIV12
230	L1346:	.11	<b></b> →	L2347	****	MPY	:	SELECT ROM 2
231	L1347:	.1.11.1.				DIV12		$A - C \rightarrow C[X]$
232	L1350:	.11		L2351	****		•	SELECT ROM 2
			~	Lassy		MCIA		
233	L1351:	11.1.1				MS12	•	STACK → A
234	L1352:	11.111.1	$\rightarrow$	L1331				JSB ROTI
235	L1353:	.11.1						C → STACK
236	L1354:	111.1.111.						A EXCHANGE C[W]
237	L1355:	11111	_	L1344				JSB DIV
								DOWN ROTATE
238	L1356:	111.1	_	I 1246				JSB MPY
239	L1357:	111111	>	L1346				
240	L1360:	.11.1.1						$STACK \rightarrow A$
241	L1361:	.14.1.141.1	>	L1153				JSB SUB
242	L1362:	11.111.1	>	L1331				JSB ROT L
243	L1363:	1111.11	<b>→</b>	L1306				GO TO MS14
244		111.1.1				RTN9	:	IF S7 # 1
	L1364:		$\rightarrow$	1.1025		141145	•	THEN GO TO RETII
245	L1365:	111.111	-	L1035				CO TO DING
246	L1366:	111111	-	L1341	•			GO TO RTN8
247	L1367:	11,1.1.111.				ADD2	:	A EXCHANGE C[W]
248	L1370:	11.1.				ADD5	: .	IF $A \ge C[X]$
249	L1371:	.1111.1.11		L1172			. ,	THEN GO TO ADD7
				-11/2				
250	L1372:	11111.1.1.						$A + I \rightarrow A[X]$
251	L1373:	.111.11111	$\rightarrow$	L1167				IF NO CARRY GO TO ADD3
252	L1374:	1111.				SQR	:	IF C(M) >= 1
	L1375:	1.1.11		L1012		7 '		THEN GO TO SQR1
253	LIDID:							
253 254	L1376:	11	•	2.0.2				RETURN

# ROM 2

0	L2000:	1	<b>→</b>	L0001	****	ERR21		SELECT ROM 0
ī	L2001:	111111.				PMU23	•	$A + B \rightarrow A[W]$
2	L2002:	.1.111111.				PMU24		$C-I \rightarrow C[S]$
3	L2003:	111	>	L2001		.,.,	•	IF NO CARRY GO TO PMU23
4	L2004:	111.1.111.						A EXCHANGE C[W]
5	L2005:	.11.11.						SHIFT LEFT A[MS]
6	L2006:	111.1.111.						A EXCHANGE CIWI
7	L2007:	111111	>	L2074				GO TO POO23
- 8	L2010:	.11.1.1				XTY21	:	$STACK \rightarrow A$
9	L2011:	.11.1						$C \rightarrow STACK$
10	L2012:	111.1.111.						A EXCHANGE C[W]
- 11	L2013:	. 1.111.111.				LN22	:	$0 \rightarrow A[W]$
12	L2014:	.111				,		1 → \$6
13	L2015:	11.111.						$A-C \rightarrow A[M]$
14	L2016:	11	$\rightarrow$	L2000	4.1			IF NO CARRY GO TO ERR21
15	L2017:	1.11111.						SHIFT RIGHT A[W]
16	L2020:	.1.111111.						$C-1 \rightarrow C[S]$
17	L2021:	11	$\rightarrow$	L2000				IF NO CARRY GO TO ERR21
18	L2022:	.111111111.				LN25	:	$C+1 \rightarrow C[S]$
19	L2023:	.11.111.				LN26	:	$A \rightarrow B[W]$

# ROM 2 - Continued

				A 2222 A				
20 21	L2024: L2025:	1.11.11 1.11.11.	$\rightarrow$	L2026		ECAN		GO TO ECA22
22	L2026:	11.111111.				ECA21 ECA22	:	SHIFT RIGHT A[WP] $A - I \rightarrow A[S]$
23	L2027:	1.1.111	<b>→</b>	L2025		LCA22	•	IF NO CARRY GO TO ECA21
24	L2030:	1.1111111.						$0 \to A[S]$
25	L2031:	111111.						$A + B \rightarrow A[W]$
26	L2032:	.111.1						IF S6 # 1
27 28	L2033: L2034:	.1.11.1.11	$\rightarrow$	L2132				THEN GO TO EXP29
29	L2034:	11.111. 11.11	<b></b> →	L2022				$A - I \rightarrow A[P]$ IF NO CARRY CO TO L NOS
30	L2036:	11111.	_	L2022				IF NO CARRY GO TO LN25 A EXCHANGE B[WP]
31	L2037:	.111.						SHIFT LEFT A[WP]
32	L2040:	1111111.						$A + B \rightarrow A[S]$
33	L2041:	111,111	<b>→</b>	L2341				IF NO CARRY GO TO LN24
34	L2042: L2043:	.11111		1.2074				7 → P.
35 36	L2043: L2044:	111111	→.	L2074		DDE22		GO TO PQO23
37	L2045:	11111.1.				PRE23 PRE29	:	$A + 1 \rightarrow A[X]$ IF $A[YS] > -1$
38	L2046:	11.1111111	<b>→</b>	L2337		TINE27	•	IF A[XS] >= 1 THEN GO TO PRE27
39	L2047:	111.11.				PRE24	:	$A - B \rightarrow A[MS]$
40	L2050:	1111	>	L2044				IF NO CARRY GO TO PRE23
41	L2051:	1111.11.						$A + B \rightarrow A[MS]$
42 43	L2052: L2053:	.1111. .1.11.1.1.						SHIFT LEFT A(W)
44	L2054:	11.111	<b>&gt;</b>	L2045				$C - I \rightarrow C[X]$ IF NO CARRY GO TO PRE29
45	L2055:	1.11111.		D2045		PRE25	:	SHIFT RIGHT A[W]
46	L2056:	11.11.						$0 \rightarrow C[WP]$
47	L2057:	111.1.1.1						A EXCHANGE C[X]
48	L2060:	.11.11111.		1.2075		PRE26	:	IF C[S] = 0
49 50	L2061:	11.1.111	<b>→</b>	L2065				THEN GO TO PRE28
51	L2062: L2063:	111.111. 11111.						A EXCHANGE $B[W]$
52	L2064.	111.111.						$ \begin{array}{ccc} A - B & \rightarrow A[W] \\ 0 - C - 1 & \rightarrow C[W] \end{array} $
53	L2065:	1.11.111.				PRE28	:	SHIFT RIGHT A[W]
54	L2066:	111						$0 \rightarrow S8$
55	L2067:	111111	$\rightarrow$	L2074				GO TO PQO23
56	L2070:	.111111111.				PQO15	:	$C + 1 \rightarrow C[S]$
57	L2071;	11111.		1 2070		PQO16	:	$A - B \rightarrow A[W]$
58 59	L2072: L2073:	11111	-	L2070	•			IF NO CARRY GO TO PQO15
60	L2074:	111111. 11.111.				PQO23	:	$A + B \rightarrow A[W]$ B EXCHANGE C[W]
61	L2075:	11111.				1 Q023	•	$0 \rightarrow C[W]$
62	L2076:	.1.1111.				•		$C-1 \rightarrow C[M]$
63	L2077:	.111						LOAD CONSTANT 4
64	L2100:	.111111.				2000		$C+1 \rightarrow C[M]$
65	L2101:	11111.				PQO24		SHIFT RIGHT C[W]
66 67	L2102: L2103:	.1.11.11 11.1111	<b></b> →	L2321				IF P # 5 THEN GO TO EXP35
68	L2104:	.1111		L2521				6 → P
69	L2105:	1.11111.						$0 \rightarrow A[WP]$
70	L2106:	11.111						13 → P
71	L2107.	11.111.						B EXCHANGE C[ W]
72 73	L2110: L2111:	111.1.111.						A EXCHANGE C[W]
74	L2111:	.1111 .11111		L2141				LOAD CONSTANT 6 GO TO EXP23
75	L2113:	1.111.11		22141		EXP32	:	IF P # 11
76	L2114:	1.111.11	$\rightarrow$	L2246				THEN GO TO EXP31
77	L2115:	.1111				LNC2	:	LOAD CONSTANT 6
78	L2116:	11.11						LOAD CONSTANT 9
79 80	L2117: L2120:	11.11 1.11						LOAD CONSTANT 3
81	L2120.	.111						LOAD CONSTANT 1 LOAD CONSTANT 4
82	L2122:	.111.11						LOAD CONSTANT 7
83	L2123:	1.11						LOAD CONSTANT I
84	L2124:	1,11						LOAD CONSTANT 8
85 86	L2125: L2126:	11						LOAD CONSTANT 0
87	L2120: L2127:	.1.1.11						LOAD CONSTANT 5
88	L2130:	1.1111						LOAD CONSTANT 6 11 → P
89	L2131:	11.1.11111	→	L2327				GO TO LN35
90	L2132:	111111.				EXP29	:	$A+1 \rightarrow A[P]$
91	L2133:	.11.111.			-	EXP22	:	$A \rightarrow B[W]$
92	L2134:	.1.111111.						$C-1 \rightarrow C[S]$
94 93	L2135: L2136:	1.11.11	$\rightarrow$	L2026				IF NO CARRY GO TO ECA22
45	L2130.	1.11.1.1. 111.1.111.						SHIFT RIGHT A[WP]
96	L2140:	11.11.						A EXCHANGE C[W] SHIFT LEFT A[MS]
97	L2141:	111.1.111.				EXP23	:	A EXCHANGE C[W]
98	L2142:	11.111111.					•	$A - I \rightarrow A[S]$
99	L2143:	.1.11.1111	$\rightarrow$	L2133				IF NO CARRY GO TO EXP22
100	L2144:	111.111.						A EXCHANGE B[W]
101	L2145:	111111.		1 2211				$A + 1 \rightarrow A[P]$
102 103	L2146: L2147:	11111 11.1.11.	<b>→</b>	L2211		PQO21		IF NO CARRY GO TO NRM21
103	L2150:	.1111.				1 QU21	:	SHIFT RIGHT C[MS] SHIFT LEFT A[W]
105	L2151:	111111	$\rightarrow$	L2071				GO TO POO16
106	L2152:	111.11				EXP34	:	IF P # 9
107	L2153:	.111.111	$\rightarrow$	L2164				THEN GO TO EXP33
108	L2154:	.11111				LNCD2	:	7 → P
109 110	L2155: L2156:	11.11		•				LOAD CONSTANT 3
111	L2157:	11						LOAD CONSTANT 3 LOAD CONSTANT 0
112	L2160:	111						LOAD CONSTANT 8
113	L2161:	.1.1.11						LOAD CONSTANT 5

# ROM 2 - Continued

	10110					
114 115	L2162: L2163:	1.1.111. 11.1.11111		L2327		9 → P GO TO LN35
116	L2164:	1.4.1.11		L2327	EXP33 :	IF P # 10
117	L2165:	11.1111	<b>→</b> .	L2113		THEN GO TO EXP32
118	L2166:	1111			LNCDI :	9 → P
119	L2167:					LOAD CONSTANT 3
120 121	L2170: L2171:	1.11 11				LOAD CONSTANT I LOAD CONSTANT 0
122	L2172:	1.11				LOAD CONSTANT I
123	L2173:	.111.11				LOAD CONSTANT 7
124	L2174:	11.11				LOAD CONSTANT 9
125	L2175:	111				LOAD CONSTANT 8
126	L2176:	1.11				LOAD CONSTANT I
127 128	L2177: L2200:	1.111 11.1.11111	_	L2327		10 → P GO TO LN35
129	L2201:	1111.11.		L232)	MPY26 :	$A + B \rightarrow A[MS]$
130	L2202:	.1.111.		*	MPY27	$C - 1 \rightarrow C[P]$
131	L2203:	1111	<b>→</b>	L2201		IF NO CARRY GO TO MPY26
132	L2204:	1.11111.			MPY28 :	SHIFT RIGHT A[W]
133 134	L2205: L2206:	1111 11.11.11				P+1·→ P· ·· IF P·#·13
135	L2207:	11.11	$\rightarrow$	L2202		THEN GO TO MPY27
136	L2210:	.1111.1.1.		22202		$C+1 \rightarrow C[X]$
137	L2211:	1.11111111.			NRM21 :	$0 \rightarrow A[S]$
138	L2212:	1111			ND 1400	12 → P
139	L2213:	1111. 11T.11		1.2222	NRM23 ;	IF A[P] >= 1
140 141	L2214: L2215:	.1111.		L2222		THEN GO TO NRM24 SHIFT LEFT A[W]
142	L2216:	.1.11.1.1.				$C-1 \rightarrow C[X]$
143	L2217:	111.111.				IF $A[W] >= 1$
144	L2220:	11.1111	<b>→</b> :	L2213		THEN GO TO NRM23
145	L2221:	11111.			NIDMON .	$0 \to C[W]$
146	L2222:	111.1.1.1.			NRM24 :	A EXCHANGE $C[X]$ $C + C \rightarrow C[XS]$
147 148	L2223: L2224:	1.1.111.1.	<b>→</b>	L2226		IF NO CARRY GO TO NRM29
149	L2225:	111111.11.				$A+1 \rightarrow A[MS]$
150	L2226:	111.1.1.1.			NRM29 :	A EXCHANGE Ć[X]
151	L2227:	1111114.				IF A[\$] >= 1
152	L2230:	1111	$\rightarrow$	L2204		THEN GO TO MPY28 A EXCHANGE C[M]
153 154	L2231: L2232:	111.1.11.			NRM25 :	$C \rightarrow A[W]$
155	L2233:	11.1				IF S8 # 1
156	L2234:	11.1111.11	<b>→</b> .	L2336		THEN GO TO NRM26
157	L2235:	.111.1				IF S6 # 1
158	L2236:	1,1,,11,11,		L2246		THEN GO TO EXP31
159 160	L2237: L2240:	.11.11 11.1.1			•	0 → S6 IF S9 # 1
161	L2241:	1111.111	→.	L2345		THEN GO TO XTY32
162	L2242:	11111.				$0 \rightarrow C[W]$
163	L2243:	111				$P-1 \rightarrow P$
164	L2244:	.1.1.11		T 00 45		LOAD CONSTANT 5
165 166	L2245: L2246:	11111111	_	L2347	EXP31 :	GO TO MPY21 IF P: # 12
167	L2247.	11.1.11111	$\rightarrow$	L2327	LAISI .	THEN GO TO LN35
168	L2250:	11111.			LNC10 :	$0 \rightarrow C[W]$
169	L2251:	111				LOAD CONSTANT 2
170 171	L2252: L2253:	11.11				LOAD CONSTANT 3
172	L2254:	11				LOAD CONSTANT 0 LOAD CONSTANT 2
173	L2255:	.1.1.11				LOAD CONSTANT 5
174	L2256:	111				LOAD CONSTANT 8
175	L2257:	.1.1.11				LOAD CONSTANT 5
176 177	L2260: L2261:	1111				LOAD CONSTANT 0
178	L2262:	11.11				LOAD CONSTANT 9 LOAD CONSTANT 3
179	L2263:	1111				12 → P
180	L2264:	111.1.111.				A EXCHANGE C[W]
181	L2265:	.111.1		1.02:10		IF S6 # 1
182 183	L2266: L2267:	11:.111 .1.1111:	<b>→</b>	L2310		THEN GO TO PRE21 $A - C \rightarrow C[W]$
184	L2270:	11.1.				IF B[XS] = 0
185	L2271:	1.111.1111	$\rightarrow$	L2273		THEN GO TO LN27
186	L2272:	-1.15.1411:				$A - C \rightarrow C[W]$
187	L2273:	111.111.			LN27 :	A EXCHANGE B[W]
188 189	L2274: L2275:	111.			LN28 :	$P-1 \rightarrow P$ SHIFT LEFT A[W]
190	L2276:	11.11.				IF P # 1
191	L2277.	1.1111.11	$\rightarrow$	L2274		THEN GO TO LN28
192	L2300:	111.1.111.				A EXCHANGE C[W]
193	L2301:	ПППП			•	IF C[S] = O
194:	L2302:	11111	<b>→</b>	L2304		THEN GO TO LN29 $0 - C - 1 \rightarrow C[M]$
195 196	L/2303: L/2304:	111112 .111121:1.			LN29 :	$C+1 \rightarrow C[X]$
197	L2305:	1:1				DISPLAY TOGGLE
198	L2306:	1.1111		e e transition de la company de la compa		11 → P
199	L2307:	11.11	<b>→</b> ,	L2202	DDCC	GO TO MPY27
200	L2310:	.11.111.			PRE21 :	$A \to B[W]$ $C \to A[M]$
201 202	L2311: L2312:	.1111. 1.1.111.1,				$C \to A[M]$ $C + C \to C[XS]$
203	L2313:	111111	$\rightarrow$	L2047		IF NO CARRY GO TO PRE24
204	L2314:	.1111114.				$C+1 \rightarrow C[XS]$
205	L2315:	1.11111.			PRE22 :	SHIFT RIGHT A[W]
206 207	L2316: L2317:	.1111,1.1. 11:.11:111;	<b>-</b>	L2315		$C+1 \rightarrow C[X]$ IF NO CARRY GO TO PRE22
201				FTMAX		

## ROM 2—Continued

208	L2320:	1111	>	L2060		•		GO TO PRE26
209	L2321:	11.11				EXP35	:	IF P # 8
210	L2322:	.11.1.1.11	<b></b> →	L2152		2,		THEN GO TO EXP34
211	L2323:	.1.111	-	CZIJZ		LNCD3	:	5 → P
212	L2323:	.,11.11				Livebo	•	LOAD CONSTANT 3
								LOAD CONSTANT 3
213	L2325:	11.11						8 → P
214	L2326:	111				LN35		B EXCHANGE CIWI
215	L2327:	1,1,111.				LN33	•	
216	L2330:	.111.1						IF S6 # 1
217	L2331:	.1111111	$\rightarrow$	L2147				THEN GO TO PQO21
218	L2332:	- 1.11111.						SHIFT RIGHT A(W)
219	L2333:	1111						$P+1 \rightarrow P$
220.	L2334:	1111						$P+1 \rightarrow P$
221	L2335:	1.11	$\rightarrow$	L2002				GO TO PMU24
222	L2336:	11	<b></b> →	L1337	****	NRM26	:	SELECT ROM I
223	L2337:	1111111.				PRE27	:	$A + 1 \rightarrow A[M]$
224	L2340:	1.11.111	<b>→</b>	L2055				IF NO CARRY GO TO PRE25
225	L2341:	1111111.				LN24	:	A EXCHANGE B[S]
226	L2342:	11.1.11.						SHIFT RIGHT C[MS]
227	L2342:	111111111.						$A+1 \rightarrow A[S]$
228	L2343.	11111		L2023				IF NO CARRY GO TO LN26
		111.1		L2023		XTY32		DOWN ROTATE
229	L2345:					X1132	•	C → STACK
230	L2346:	.11.1				MPY21	_	3 → P
231	L2347:	1111					•	
232	L2350:	.1111.1				MPY22	•	$A + C \rightarrow C[X]$
233	L2351:	.1.1.1111.				DIV21	:	$A - C \rightarrow C[S]$
234	L2352:	111.1111	$\rightarrow$	L2354				IF NO CARRY GO TO DIV22
235	L2353:	1.11111.						$0 - C \rightarrow C[S]$
236	L2354:	111.111.				DIV22	:	A EXCHANGE B[W]
237	L2355:	1,111,111.						$0 \rightarrow A[W]$
238	L2356:	.111111.						$A \rightarrow B[S]$
239	L2357:	111.11						IF P # 12
240	L2360:	11.11		L2202				THEN GO TO MPY27
241	L2361:	11.						$\mathbf{iF} \; \mathbf{B}[\mathbf{M}] = 0$
242	L2362:	11	·	L2000				THEN GO TO ERR21
243	L2363:	111.111.	•	22000		DIV23	:	A EXCHANGE C[WP]
	L2363; L2364;	1111.11.11		L2366		2	•	GO TO DIV15
244			-	L2300		DIV14		$C+1 \rightarrow C[P]$
245	L2365:	.11111.				DIV15	:	$A - B \rightarrow A[MS]$
246	L2366:	111.11.		1 2266		DIV 13	•	IF NO CARRY GO TO DIV14
247	L2367:	1111.1.111	$\rightarrow$	L2365				$A + B \rightarrow A[MS]$
248	L2370:	1111.11.						
249	L2371:	.11.11.		*		DIVI		SHIFT LEFT A[MS]
250	L2372:	111				DIV16	:	$P-1 \rightarrow P$
251	L2373:	1.11						IF P # 0
252	L2374:	1111.11.11	<b>→</b>	L2366				THEN GO TO DIV15
253	L2375:	.111111.						$C \rightarrow A[S]$
254	L2376:	111.1.111.						A EXCHANGE C[W]
255	L2377:	11111	$\rightarrow$	L2211				GO TO NRM21

## ROM 3

0	L3000:	.1111	→ L3106		FVR47		JSB ONE
ĭ	L3001:	111.1.111.	, L3100				A EXCHANGE CIWI
	L3001:	11111.1	→ L3343				JSB DIV
2 3	L3003:	1.111	→ L3024				GO TO FVR48
Ä	L3004:	11	- L3024		XTY		1 → S8
4 5	L3005:	11	→ L1006	****		•	SELECT ROM 1
6	L3006:	111	, F1000		LN		0 → S8
7	L3007:	1111	→ L3011		2	•	GO TO SORI
8	L3010:	11	, E3011		SQR		1 → S8
ŷ	L3010:	11	→ L1012	****	SQRI	:	SELECT ROM 1
10	L3011.	1111.1.1	→ L3345		N46	:	JSB MPY
11	L3012.	.1111	→ L3106		1140	•	JSB ONE
12	L3013:	1.11.1.1	· L3100				IF S11 # 1
13	L3015:	1111.111	→ L3075				THEN GO TO N42
14	L3015:	.11.1.11.1	→ L3153				JSB ADD
15	L3010.	111	→ L3006		N44		JSB LN
16	L3020:	111.1	· 25000		1177	•	DOWN ROTATE
17	L3020:	111	→ L3006				JSB LN
18	L3021:	.1111	→ L3106				JSB ONE
19	L3022:	.1.11111	→ L3131				GO TO N48
20	L3023:	.11.1.1	L3131		FVR48		STACK → A
	L3025:	.11.1			1 11170	•	C → STACK
21	L3025:	11.111.1	→ L3331				JSB S12
22	L3020:	.1.1111.11	→ L3136				GO TO P47
21	L3030:	1.1111	, 55130		FV40		$0 \rightarrow S11$
21 22 23 24 25	L3031:	111111	→ L3314		. 1 70	•	GO TO FV46
26	L3031.	.1111	→ L3104		PV40		GO TO PV41
27	L3032.	111.1.11	→ L3312		PMT40	:	GO TO PMT42
28	L3034:	.11.11.111	→ L3155		ROR40	:	GO TO FVR
29	L3035;		P LOIDS		KOKTO	•	NO OPERATION
30	1.3036:	.11111.			N40	:	$C \rightarrow A[W]$
31	1.3037:	111.1			1140	•	DOWN ROTATE
32	1.3037;	1111.1.111	→ 1.3365				GO TO N41
13	1.3040	.11.1	- 1.,1.10.7		N5		IF S4 # 1
14	1.3041;	1111.1.11	→ 1.3364		14.7	•	THEN GO TO SELR4
			7 1.5304		TKRR3	:	KEYS → ROM ADDRESS
35	1.3043:				INNES	•	NO OPERATION
36	1 1044				CASH1		DOWN ROTATE
37	1.3045:	111.1			CASHI	•	C EXCHANGE M
38	1.3046;	1.1.1					DOWN ROTATE
39	1.3047:	111.1					DOWN ROTATE

# ROM 3 - Continued

40	L3050:	.11.1				C → STACK
41 42	L3051: L3052:	.111.1 .11.J.14.1	→ L3103 → L3153			JSB R100 JSB ADD
43 44	L3053: L3054:	.11.1.1				STACK → A C → STACK
45	L3055:	111.1.111.				A EXCHANGE C[W]
46 47	L3056: L3057:	.1111	→ L3106 → L3153			JSB ONE JSB ADD
48 49	L3060: L3061:	11 111.1	→ L3004		•	JSB XTY DOWN ROTATE
50	L3062:	.11.4				$C \rightarrow STACK$
51 52	L3063: L3064:	111.1 111.1				DOWN ROTATE DOWN ROTATE
53 54	L3065: L3066:	111.1.11. 11111.1	→ L3343			A EXCHANGE C[W] JSB DIV
55	L3067:	1,1,1,1,				M → C JSB ADD
56 57	L3070: L3071:	.11.1.11.1 1.1.11	→ L3153		R13 :	0 → \$10
58 59	L3072: L3073:	1.1111 .111.111	→ £3115			$0 \rightarrow S11$ GO TO R14
60	L3074:				N42 :	NO OPERATION A EXCHANGE C[W]
61 62	L3075: L3076:	111.1.111.	→ L3152			JSB SUB
63 64	L3077: L3100:	111.111. 11111.1	→ L3343			A EXCHANGE B[W] JSB DIV
65 66	L3101: L3102:	1111111	→ L3017			GO TO N44 NO OPERATION
67	L3103:	.1.1	→ L1104	****	R100 :	SELECT ROM I
68 69	L3104: L3105:	1.1111 .1111	→ L3110			GO TO PV42
70 71	L3106: L3107:	11 1,111	→ L1107	*****	ONE : PV46 :	SELECT ROM 1 1 → S11
72	L3110:	11.11.1	→ L3321 → L3103		PV42 : PV49 :	JSB CSN JSB R100
73 74	L3111: L3112:	.111.1	→ L3153			JSB ADD
75 76	L3113: L3114.	11.111	→ L3330 → L3116			JSB ROT1 GO TO PV48
77 78	L3115: L3116:	1 1	→ L0116 → L3004	****	R14 : PV48 :	SELECT ROM 0 JSB XTY
79	L3117:	.1111	→ L3106			JSB ONE A EXCHANGE C[W]
80 81	L3120: L3121:	111.1.111. 1.11.1.			PV43 :	IF S10 # 1
82 83	L3122: L3123:	.1.11111	→ L3134 → L3152			THEN GO TO PV44 JSB SUB
84 85	L3124: L3125:	111.1 111.1				DOWN ROTATE DOWN ROTATE
86	L3126:	111.1				DOWN ROTATE
87 88	L3127: L3130:	1.11.1.1 .1.11.1.11	→ L3132			IF S11 # 1 THEN GO TO PV45
89 90	L3131: L3132:	111.1.111. 11111.1	→ L3343		N48 : PV45 :	A EXCHANGE C[W] JSB DIV
91 92	L3133: L3134:	.11.1.1 .11.1.1			PV44 :	STACK → A STACK → A
93	L3135:	.11.1.1				$STACK \rightarrow A$
94 95	L3136. L3137:	1111.11	→ L3345 → L3071	-	P47 :	JSB MPY GO TO R13
96 97	L3140: L3141:	1.11.1 11.111	→ L3045		CASH :	IF \$10 # 1 THEN GO TO CASH1
98 99	L3142: L3143:	.111 11	→ L4144	****		0 → S4 SELECT ROM 4
100	L3144:	.1111.1.1:			FVR49	$C+1 \to C[X]$ JSB DIV
101 102	L3145: L3146:	11111.1 .1111	→ L3343 → L3106			JSB ONE
103 104	L3147: L3150:	.11.1.11.1 .11.1.1	→ L3153			JSB ADD STACK → A
105 106	L3151: L3152:	.111.11111	→ L3167 → L1153	****	SUB:	GO TO FVR43 SELECT ROM I
107	L3153:	11	→ L1154	****	ADD ADD1	SELECT ROM I
108 109	L3154: L3155:	11 1.11.1.1	→ £1155		FVR	: IF S11 # 1
110 111	L3156: L3157:	11111 1.1111	→ L3340			$0 \rightarrow S11$
112	L3160:	1.1.1.1.1.	→ L3273			IF S10 # 1 THEN GO TO FVR1
113 114	L3161: L3162:	11.11.1	→ L3321		FVR3	: JSB CSN
115 116	L3163: L3164:	.1.1.1.1		1.4	FVR2	$0 - C - 1 \rightarrow C[S]$ $C \rightarrow STACK$
117 118	L3165: L3166:	.11.1.1 111.1				STACK → A DOWN ROTATE
119	L3167:	11111.1	→ L3343		FVR43	: JSB DIV C EXCHANGE M
120 121	L3170: L3171:	1.1.1 111.1				DOWN ROTATE
122 123	L3172: L3173:	.11.1	→ L3106			C → STACK JSB ONE
124	L3174:	.11.1.11.1.	→ L3153			JSB ADD A EXCHANGE B[W]
125 126	L3175: L3176:	1111.1.1	→ L3345			JSB MPY C EXCHANGE M
127 128	L3177: L3200:	1:1.1 .11.1:1	t			STACK → A
129 130	L3201: L3202:	.11.1 11.11.1	→ L3321			C → STACK JSB CSN
131	L3203:	11.1.1.1	→ L3152			DOWN ROTATE JSB SUB
132 133	L3204: L3205:	11.1.11.1	→ L3153			JSB ADD

## ROM 3 - Continued

134	L3206:	1.1.1			C EXCHANGE M
135	L3207:	11111.1	→L3343		JSB DIV
136	L3210:	1.1.1	200.0		C EXCHANGE M
137	L3211:	111.1		FVR44	: DOWN ROTATE
138	L3212:	1.1.1		1. 41744	C EXCHANGE M
139		.11.1.1	1 2104		STACK → A
140	L3214:	.1111	→ L3106		JSB ONE
141	L3215	.11.1.11.1	$\rightarrow$ L3153		JSB ADD
142	L3216:	.11.1			$C \rightarrow STACK$ $C \rightarrow STACK$
143	L3217:	.11.1			$C \rightarrow STACK$
144	L3220:	1,111.			$B \rightarrow C[W]$
145	L3221:	1.1.1			C EXCHANGE M
146	L3222:	11	→ L3004		JSB XTY
147	L3223:	111.1			DOWN ROTATE
148	L3224:	.11.1			$C \rightarrow STACK$
149	L3225:	1111.1.1	→ L3345		JSB MPY
150	L3226:	1111.			$B \to C[W]$
151	L3227:	111.1			DOWN ROTATE
152	L3230:	111.1			DOWN ROTATE
		11111.1	→L3343		
153	L3231:		→L3343		JSB DIV
154	L3232:	!!!.!			DOWN ROTATE
155	L3233:	111.1	12104		DOWN ROTATE
156	L3234:	.1111	→L3106		JSB ONE
157	L3235	.11.1.11	→ L3152		JSB SUB
158	L3236:	1.1.1.1			$M \to C$
159	L3237:	11111.1	→ L3343		JSB DIV
160		, 111.1			DOWN ROTATE
161	L3241:	111.1			DOWN ROTATE
162	L3242:	.11.1.11	→ L3152		JSB SUB
163	L3243:	.11.1.1			STACK → A
164	L3244:	.11.1			C → STACK
165	L3245:	11.111.			B EXCHANGE C[W]
166	L3246:	.11.1.11.1	→L3153		JSB ADD
167	L3247:	111.1	20.00		DOWN ROTATE
168	L3250:	11.111.			B EXCHANGE C[W]
					DOWN ROTATE
169	L3251:	111.1			DOWN ROTATE
170	L3252:	11.111.	. 1 2242		B EXCHANGE C[W]
171	L3253:	11111.1	→L3343		JSB DIV
172	L3254:	1.1.1.1			$M \to C$
173	L3255:	111,.1.1.1	→L3345		JSB MPY
174	L3256:	1.1.1			C EXCHANGE M
175	L3257:	.11.1.11.1	→L3153		JSB ADD
176	L3260:	1.1.1			C EXCHANGE M
177	L3261:	.11111.			$C \to A[W]$
178	L3262:	111.111	→L3354		JSB TEN6
179	L3263:	11111.1.			FA[XS]>=1
180	L3264:	11.11.11	→L3322		THEN GO TO FVR46
181	L3265:	11111	→L3211		GO TO FVR44
182	L3266:		→L3345	FVR49	: JSB MPY
183	L3267:	11.111.1	→L3331		JSB S12
184	L3270:	.1111.1.1.	2000.		$C+1 \rightarrow C[X]$
185	L3271:	1.111			1 → S11
186	L3272:	.11111	→L3144		GO TO FVR49
187			- E3144	EVDI	
	L3273:	.11.1.1		FVRI	: STACK → A
188	L3274:	111.1.111.	. 1 . 2 . 4 . 2		A EXCHANGE C[W]
189	1.3275:	11111.1	→L3343		JSB DIV
190	L3276:	.11.1.1			$STACK \rightarrow A$
191	L3277:	.11.1			$C \rightarrow STACK$
192	L3300:	111.1.111.	2 2		A EXCHANGE C[W]
193	L3301:	.1111	→L3106		JSB ONE
194	L3302:	111.1.111.			A EXCHANGE C[W]
195	L3303:	11111.1	→L3343		JSB DIV
196	L3304:		→L3304		JSB XTY
197	L3305:	.1111	→L3016		JSB ONE
198	L3306:	.11.1.11	→13152		JSB SUB
199	L3307:	.1111.1.1.			$C + I \rightarrow C[X]$
200	L3310:	.1111.1.1.			$C+1 \rightarrow C[X]$
201	L3311:	1111.1	→L3071		JSB R13
202	L3312:	1.11.1.1		PNT42	: IF S11 # 1
203	L3313:	.111111	→L3107		THEN GO TO PV46
204	L3314:	1.11.1		FV46	: IF \$10 # 1
205	L3315:	.11111	→L3111		THEN GO TO PV49
206	L3316:		- 23111		$0 - C - I \rightarrow C[S]$
207	L3317:	.111.1	→L3111		JSB PV49
208	L3320:	11	→11322 *****	CCN	NO OPERATION
209	L3321:		→L1322 *****		: SELECT ROM 1
210	L3322:	1.11.1.1		FVR46	: IF \$11 # 1
211	L3323:	111111	→L3071		THEN GO TO R13
212 213	L3324:	111.1			DOWN ROTATE
	L3325;	111.1	4	*	DOWN ROTATE
214	L3326:	111.1			DOWN ROTATE
215	L3327:	11	→L3000		GO TO FVR47
216	L3330:	11	→L1331 *****	ROTI	: SELECT ROM 1
217	L3331:	11111.			: 0 → C(W)
218	1.3332:	.11111.			$C+1 \rightarrow C[P]$
219	1.3333:	.11111111			$C + i \rightarrow C[S]$
220	13.334:	1.1.111.			$C + C \rightarrow C[WP]$
221	1.3335:	11.1.11.			SHIFT RIGHT C[MS]
222	L3336:	.1111.1.1.			$C+1 \rightarrow C[X]$
223	1.3337:	11			RETURN
224	L3340:	1.1.1.1.		FV42	: IF S10 # 1
225	1.3340.	11111.11	→L3346	1 4 74 2	THEN GO TO FVR4
225	1.3341;	.111.111	→L3340 →L3164		GO TO FVR4
227		.1.1.1		DIV	: SELECT ROM 1
/	1.3343:		→L1344 *****	DIV	. SELECT NOW! 1

# ROM 3 – Continued

228	L3344:	11		****	TRN16	:	RETURN
229	L3345:	11	→L1346 *	****	MPY	:	SELECT ROM I
230	L3346:	111.1.111.			FVR4	•	A EXCHANGE C[W] DOWN ROTATE
231	L3347.	112.121					
232	L3350:	.11.1			•		$C \rightarrow STACK$
233	L3351:	.11.1					C → STACK
234	L3352:	.11.1					C → STACK
235	L3353:	1.11.11.11	→L3266				GO TO FVR9
236	L3354:	1.1.1.1			TEN6	: .	$\mathbf{M} \rightarrow \mathbf{C}$
237	L3355:	.1111.1.1.					$C+1 \rightarrow C[X]$
238	L3356:	.1111:1.1.					$C+1 \rightarrow C[X]$
239	L3357:	11111.1.1.					$A + 1 \rightarrow A[X]$
240	L3360:	111111.1.1.					$A+1 \rightarrow A[X]$
241	L3361:	11111.1.1.					$A+1 \rightarrow A[X]$
242	L3362:	111111.1.1.					$A+1 \rightarrow A[X]$
243	L3363:	11					RETURN
244	L3364:	11	→L4365 *	****	SELR4		SELECT: ROM: 4
245	L3365:	11111.1	→L3343		N41	:	JSB DIV
246	L3366:	.111.1	→L3103				JSB R1000
247	L3367:	.11.1.11.1	→ L3153				JSB ADD
248	L3370:	111.1					DOWN ROTATE
249	L3371:	.11:1:1					STACK → A
250	L3372:	.11.1.1					$STACK \rightarrow A$
251	L3373:	11.1111.					B EXCHANGE C[W]
252	L3374:	111.1.111.					A EXCHANGE C[W]
253	L3375:	1.11.1					IF S10 # 1
254	L3376:	1111111	→L3017				THEN GO TO N44
255	L3377:	121211 -	→L3012				GO TO N46

## ROM 4

0	L4000:	1	→ L0001	****	ERROR	:	SELECT ROM 0
ĭ	L4001:		20001			-	NO OPERATION
2	L4002:	•••••		100			NO OPERATION
3	L4003:	.111	→ L3004	*****	XTY		SELECT ROM 3
4	L4004:	11	AD3004		RETURI	:	RETURN
			1:4016		SOD2		JSB DOWN3
5	L4005:	1111	→ L4016		3OD4.	•	$1 \rightarrow S7$
6	L4006:	.1111					
. 7	L4007:	.111	•				0 → S4:
8	L4010:	.1111	→ L4106				JSB ONE
9	L4011:	.11.1.11.1	→ L4153				JSB ADD
10	L4012:	1111	→L4041				GO TO SOD3
11	L4013:	.11.1.1			STA1	:	STACK → A
12:	L4014:	.11.1					$C \rightarrow STACK$
13	L4015:	11					RETURN
14	L4016:	111.1			DOWN3	:	DOWN ROTATE
15	L4017:	111.1			DOWN2	:	DOWN ROTATE
16	L4020:	111.1					DOWN ROTATE
17	L4021:	11					RETURN
18	L4022:	.1.1.1.1					IF S5 # 1
19	L4023:	111	→ L4004				THEN GO TO RETURI
20	L4024:	1.11	→ L5025	****			SELECT ROM 5
		.111.1.1	- DJ025		SOD		IF S7 # 1
21.	L4025:		→L4005		300	•	THEN GO TO SOD2
22	L4026:	1:111	→ L4003				GO TO SOD6
23	L4027:	11111111			FV.		GO TO ERROR
24	L4030:	11	→ L4000		r.v.	:	
25	L4031:	********					NO OPERATION
26	L4032:	1.11	→L5033	****	PV:	:	SELECT ROM 5
27	L4033:	1111.11.11	→ L4366		PMT	:	GO TO DNOTE!
28	L4034:	.1.11			R ·	٠:	1 → S5
29	L4035:	1.11	$\rightarrow$ L5036	****			SELECT ROM 5
30	L4036:	1 1	$\rightarrow$ L4000		N <sup>-</sup>	:	GO TO ERROR
31	L4037:	.11.1			SOD6	:	IF S4 # 1
32	L4040:	11111111	→ L4347				THEN GO TO SOD1
33	L4041:	11171			SOD3	:	DOWN ROTATE
34	L4042:	111			SOD5	:	$0 \rightarrow \$4$
35	L4043:	11.1.1					STACK: → A
36	L4044:	11.1.1.1					DOWN ROTATE
37	L4045:	.1121113					$C \rightarrow A[W]$
			→ L4017				JSB DOWN2
38	L4046:	1111.1	→ L4152				JSB SUB
39	L4047:	.11.1.1.1	→ L4013				JSB STA1
40	L4050:	1.11.1					JSB ONE
41	L4051:	1111	→ L4106.				GO TO SOD4
42	L4052:	.1.11.1.11	→ L4132		DEDD		
43	L4053:	1.1.111	→ L4025		DEPR	:	GO TO SOD
44	L4054:	.111.1.1			TRNDI	•	IF S7 # 1
45	L4055:	111.11	→ L4062				THEN GO TO TRND5
46	L4056:	.1:1:1	1				IF S4. # 1
47	L4057:	.11.11.111	→L4155				THEN GO TO TRND3
48	L4060:	.111		4.1			$0 \rightarrow \$4$
49 :	L4061:	111111	→ L4231				GO TO TRND8
50	L4062:	.1111			TRND5		1 → \$7
51	L4063:	.11.1					IF S4 : #≈1 :
52	L4064:	.111111	→ L4107		100		THEN GO TO TRND4
53:	L4065:	.1.1.1.	,	•			$0 \rightarrow \$4$
54	L4066:	11.1.1.					DOWN ROTATE
55	L4067:	1.1.1.111	→ L4225				GO TO TRND2
	L4070:	.111	→ L3071	****	R13		SELECT ROM 3
56		111.1.111,	- L3071		L360	:	A EXCHANGE C[W]
57	L4071:				2200	•	$0 \rightarrow C[W]$
58	L4072:	.11.111.					LOAD CONSTANT 3
59	L4073;	11.11					LOAD CONSTANT 6
60	L4074:	.1111;					LOAD CONSTANTS

## ROM 4—Continued

						C L L S C(V)
61 62	L4075: L4076:	.1111.1.1. .1111.1.1.				$C + 1 \rightarrow C[X]$ $C + 1 \rightarrow C[X]$
63	L4077:	11			DAYOTE 4	RETURN
64 65	L4100: L4101:	.11.1.11 1.11.1	$\rightarrow L4152$ $\rightarrow L4013$		DNOTE4	: JSB SUB JSB STA1
66	L4101:	1.11	→ L5103	****		SELECT ROM 5
67	L4103:	11	→ L1104	****		: SELECT ROM I : DOWN ROTATE
68 69	L4104: L4105:	111.1 11111	→ L4070		IKNDO	GO TO R13
70	L4106:	11	→ L1107	****		: SELECT ROM 1 : 1 → S7
71 72	L4107: L4110:	.1111 1.11.1	→ L4013		TRND4	: 1 → S7 JSB STA1
73	L4111:	111.1.111.				A EXCHANAGE C[W]
74	L4112:	.1111	→ L4106	•		JSB ONE JSB ADD
75 76	L4113: L4114:	.11.1.11.1 111.1	→ L4153			DOWN ROTATE
77	L4115:	.11.1				C → STACK
78 79	L4116: L4117:	1111.1.1 111.1	→ L4345			JSB MPY DOWN ROTATE
80	L4120:	11.111.				B EXCHANGE C[W]
81	L4121:	111.1			TRND9	DOWN ROTATE  : A EXCHANGE B[W]
82 83	L4122: L4123:	111.111. .11.1.11.1	→ L4153		11(11)	JSB ADD
84	L4124:	111.1				DOWN ROTATE STACK → A
85 86	L4125: L4126:	.11.1.1 .11.1.11.1	→ L4153			JSB ADD
87	L4127:	.11.1				C → STACK
88	L4130: L4131:	1111.1	→ L4017 → L4070			JSB DOWN2 GO TO R13
89 90	L4131.	.11.1.11.1	→ L4153		SOD4	: JSB ADD
91	L4133:	1.1.1.1	S 1 4245			M → C JSB MPY
92. 93	L4134: L4135:	1111.1.1 .11.1.11.1	→ L4345 → L4153			JSB ADD
94	L4136:	1.1.1.1	→ L4013			JSB STA1
95 06	L4137: L4140:	1111. 1111.1.1	→ L4345			$B \rightarrow C[W]$ JSB MPY
96 97	L4140. L4141:	1.11.1	→ L4013			JSB STA1
98	L4142:	111.1.111.	. 1 4070			A EXCHANGE C[W] GO TO R13
99 100	L4143: L4144:	1.1.111	→ L4070		INTER	: C EXCHANGE M
101	L4145:	.111.1	→ L4103			JSB R100
102 103	L4146: L4147:	1.1.1.1 111.1.111.				M → C A EXCHANGE C[W]
104	L4150:	1.1.1				C EXCHANGE M
105	L4151:	1.11.11	→ L4242 → L1153	****	SUB	GO TO INTER I : SELECT ROM I
106 107	L4152: L4153:	11	→ L1154	****	ADD	: SELECT ROM I
108	L4154:	11	→ L1155	****		: SELECT ROM I : JSB STAI
109 110	L4155: L4156:	1.11.1 .11.1	→ L4013		TRND3	C → STACK
iii	L4157:	11111.1	→ L4343			JSB DIV
112 113	L4160: L4161:	111.1 .1111	→ L4106			DOWN ROTATE JSB ONE
113	L4162:	.11.1.11.1	→ L4153			JSB ADD
115	L4163:	1111.				$B \rightarrow C[W]$ DOWN ROTATE
116 117	L4164: L4165:	111.1 1111.1.1	→ L4345			JSB MPY
118	L4166:	.11.1.1	. 1 42 42			STACK → A JSB DIV
119 120	L4167: L4170:	11111.1 .11.1.11.1	→ L4343 → L4153			JSB ADD
121	L4171:	111.1				DOWN ROTATE C → STACK
122 123	L4172: L4173:	.11.1 .11.1.11	→ L4152			JSB SUB
124	L4174:	.11.1.11.1	→ L4153			JSB ADD
125	L4175: L4176:	111.11. .11.1.11.1	→ 14153			A EXCHANGE B[W] JSB ADD
126 127	L4170: L4177:	1111	→ L4016			JSB DOWN3
128	L4200:	.1111	$\begin{array}{c} \rightarrow \text{L4106} \\ \rightarrow \text{L4152} \end{array}$			JSB ONE JSB SUB
129 130	L4201: L4202:	.11.1.11 .11.1.1	→ L4132		•	$STACK \rightarrow A$
131	L4203:	11111.1	→ L4343			JSB DIV JSB ADD
132 133	L4204: L4205:	.11.1.11.1 111.1	→ L4153			DOWN ROTATE
134	L4206:	111.111.				A EXCHANGE B[W]
135	L4207: L4210:	.11.1.11	→ L4152			JSB SUB STACK → A
136 137	L4210: L4211:	1.11.1	→ L4013			JSB STA1
138	L4212:	1111.	→ L4345			B → C[W] JSB MPY
139 140	L4213: L4214:	1111.1.1 .11.1.1	-> L4343			$STACK \rightarrow A$
141	L4215:	.11.1.11.1	→ L4153			JSB ADD $0 - C - 1 \rightarrow C[S]$
142 143	L4216: L4217:	1111111. 1.1.1				C EXCHANGE M
144	L4220:	11111.				$0 \rightarrow C[W]$
145	L4221:	1.1.1				$C \rightarrow STACK$ $M \rightarrow C$
146 147	L4222: L4223:	1.1.1.1 .11.1	٠,			$C \rightarrow STACK$
148	L4224:	.1111	→ L4104		TRND2	GO TO TRND6 : JSB ONE
149 150	L4225: L4226:	.1111 .11.1.11.1	$\rightarrow L4106$ $\rightarrow L4153$		· NINDA	JSB ADD
151	Ļ4227:	.11.1	* 2		1	C → STACK C → STACK
152 153	L4230: L4231:	.11.1			TRND8	: · STACK → A
154	L4232:	11.1.1				$STACK \rightarrow A$

# ROM 4 – Continued

		<del></del>				
155 156	L4233: L4234:	.11111. 1111.1	→ L4017			C → A[W] JSB DOWN2
157 158	L4235: L4236:	1111.1.1 1.1.1.1	→ L4345			JSB MPY M → C
159 160	L4237: L4240:	.11.1.11.1 1.11.1				JSB ADD JSB STA1
161	L4241:	.1111	→ L4104		NITED:	GO TO TRND6
162 163	L4242: L4243:	1.1.1.1 11111.1	→ L4343		INTER1 :	$M \rightarrow C$ JSB DIV
164 165	L4244: L4245:	111.1 .11.1.1				DOWN ROTATE STACK → A
166 167	L4246: L4247:	.11.1.1.1				JSB SUB
168	L4250:	1111.				JSB STA1 $B \to C[W]$
169 170	L4251: L4252:	.11.1.1.1	→ L4152			JSB SUB C EXCHANGE M
17.1 172	L4253: L4254:	.1111 .11.1.11.1	→ L4106 → L4153			JSB ONE JSB ADD
173 174	L4255: L4256:	.11.1				C → STACK C EXCHANGE M
175	L4257:	11.1	→ L4003			JSB XTY
176 177	L4260: L4261:	1.1.1 .1111	→ L4106			C EXCHANGE M JSB ONE
178 179	L4262: L4263:	.41.1.1.1	→ L4152 → L4013			JSB SUB JSB STA1
180 181	L4264: L4265:	1111.1.1 111.1	→ L4345			JSB MPY DOWN ROTATE
182	L4266:	.1111	→ L4106			JSB ONE
183 184	L4267: L4270:	.11.1.11.1 1.11.1	$\begin{array}{c} \rightarrow L4153 \\ \rightarrow L4013 \end{array}$			JSB ADD JSB STA1
185 186	L4271: L4272:	111.1.111. 11.1	→ L4003			A EXCHANGE C[W] JSB XTY
187 188	L4273: L4274:	.11.1.1				$STACK \rightarrow A$
189	L4275:	.1111	→ L4106			C EXCHANGE M JSB ONE
190 191	L4276: L4277:	.11.1.11 1.1.1.1	→ L4152			JSB SUB M → C
192 193	L4300; L4301;	1111.1.1 1.1.1	→ L4345			JSB MPY C EXCHANGE M
194 195	L4302: L4303:	.1111	→ L4106 → L4152	e.		JSB ONE
196	L4304:	111.1	L4132			JSB SUB DOWN ROTATE
197 198	L4305: L4306:	11.111.11. .11.1				$\begin{array}{ccc} 0 & -C & -1 & \rightarrow & C[S] \\ C & \rightarrow & STACK \end{array}$
199 200	L4307: L4310:	1111.1.1 111.1	→ L4345			JSB MPY DOWN ROTATE
201 202	L4311: L4312:	.11.1.1 .11.1.1			. '	STACK → A STACK → A
203	L4313:	1.1.1	7.41.50			C EXCHANGE M
204 205	L4314: L4315:	.1.1.1.11; 1.1.1.1.1	→ L4152°.			JSB SUB M → C
206 207	L4316: L4317:	11 E.1.1.1 11111	→ £4345 → £4070			JSB MPY GO TO R13
208 209	L4320: L4321:	1111.1.1	→ L4345		DNOTE3:	JSB MPY C EXCHANGE M
210	L4322:	.11.1.1	. 1.4012	•		$STACK \rightarrow A$
211 212	L4323: L4324:	1.11.1 1111.1	→ L4013 → L4071			JSB STA1 JSB L360
213 214	L4325: L4326:	1111 11111.1	→ L4343			12 → P JSB DIV
215 216	L4327: L4330:	111.1 1111.1	→ £4071			DOWN ROTATE JSB L360
217	L4331:	.1.1.11	2,071			LOAD CONSTANT 5
218 219	L4332: L4333:	1411 1141 <sub>1</sub> 1.1	→ L4343			12 → P JSB DIV
220 221	L4334: L4335:	1.1 1.1 .11.1,11	$\begin{array}{c} \rightarrow \text{L4013} \\ \rightarrow \text{L4152} \end{array}$			JSB STA1 JSB SUB
222 223	L4336: L4337:	1111.1 .11.1.1	→ L4017			JSB DOWN2 STACK → A
224	L4340:	111.1.111.				A EXCHANGE C[W] C → STACK
225 226	L4341: L4342:	.11.1 .111	→ L4100		D. 11.	GO TO DNOTE4
227 228	L4343: L4344:	11	→ L1344.	****	DIV :	SELECT ROM I NO OPERATION
229 130	L4345: L4346:	11	→ L1346 → L1347	*****	MPY :	SELECT ROM I SELECT ROM I
231 232	L4347: L4350:	.111			SOD1 :	0 → S4 C EXCHANGE M
233	L4351:	111.1				DOWN ROTATE
234 235	L4352: L4353:	.11.1 .11.1	ا محقولات			C → STACK C → STACK
236 237	L4354: L4355:	1,111 .11.1.11.1	→ L4106 → L4153			JSB ONE JSB ADD
238 239	L4356: L4357:	11.111. 1111.1.1	→ L4345			B EXCHANGE C[W] JSB MPY
240	L4360:	.1.1.1				C EXCHANGE M A EXCHANGE C[W]
241 242	L4361: L4362:	. 11111.1	→ L4343			JSB DIV
243 244	L4363: L4364:	1.1.1	→ L4042		·	C EXCHANGE M GO TO SOD5
245 246	L4365: L4366:	11.1 .111			SEL4 : DNOTE1 :	
247 248	L4367: L4370:	1.1.1 .111.1	→ L4103			C EXCHANGE M JSB R100
~ ~ ·	. = /					

## ROM 4-Continued

249	L4371:	111.1.111.		* * * * * * * * * * * * * * * * * * *	A EXCHANGE C(W)
250	L4372:	.11.1			$C \rightarrow STACK$
251	L4373:	11111.1	→ L4343		JSB DIV
252	L4374;	.11.1.1			STACK → A
253	L4375:	111.1			DOWN ROTATE
254	L4376:	1.1.1			C EXCHANGE M
255	L4377:	11.111	→ L4320	•	GO TO DNOTE

# ROM 5

				KOM		
0	L5000:	********				NO OPERATION
1	L5001:					NO OPERATION
2	L5002:	11	$\rightarrow$ L4003	****	XTY	: SELECT ROM 4
3	L5003:	111.1			S182	: DOWN ROTATE
4	L5004:	.11.1				$C \rightarrow STACK$
5	L5005:	111.1.111.				A EXCHANGE C[W]
6	L5006:	.11.1				$C \rightarrow STACK$
7	L5007:	11111.				$0 \rightarrow C[W]$
8	L5010:	1.11				LOAD CONSTANT
. 9	L5011:	111				LOAD CONSTANT 8
10	L5012:	111				LOAD CONSTANT 2
11	L5013:	.1.1.11				LOAD CONSTANT 5
12	L5014:	11				LOAD CONSTANT 0
13	L5015:	.1111.1.1.			S185	$: C+1 \rightarrow C[X]$
14	L5016:	.1111.1.1.				$C + I \rightarrow C[X]$
15	L5017:	1111				12 → P
16	L5020:	11		,	RETR5	RETURN
. 17	L5021:	11111.			S180	$0 \rightarrow C[W]$
18	L5022:	1.11				LOAD CONSTANT 1
19	L5023:	111				LOAD CONSTANT 8
20	L5024:	11.111	→ L5015			GO TO \$185
21	L5025:	1.11.1				IF \$10 # 1
22 23	L5026:	1111	→ L5030			THEN GO TO SEL6
	L5027:	11				RETURN
24	L5030:	111	→ L6031	****	SEL6	: SELECT ROM 6
25	L5031:	********				NO OPERATION
26	L5032:	********				NO OPERATION
27	L5033:	.1.11			BOND1	: 1 → S5
28	L5034:	.11.1.1	→ L5105			JSB ONE
29	L5035:	.11.11.111	→ L5155			GO TO BOND3
30	L5036:	111111	→ L5076		BONDRI	
31	L5037:	1.111,.				$1 \rightarrow S11$
32	L5040:	.11.111.				$A \rightarrow B[W]$
33	L5041:	.11111.				$C \rightarrow A[W]$
34	L5042:	.11.111	$\rightarrow$ L5154			JSB ADD1
35	L5043:	111.111.				A EXCHANGE B(W)
36	L5044:	11111.1	→ L5343.			JSB DIV
37	L5045:	1.1.1				C EXCHANGE M
38	L5046:	.111	$\rightarrow$ L5102			JSB R100:
39	1.5047;	111.1.111.				A EXCHANGE C[W]
40	1.5050:	11111.1	→ L5343			JSB DIV
41	L5051:	11.1	→ L5003			JSB S182
42	L5052:	11111.1	$\rightarrow$ L5343			JSB DIV
43	L5053:	1111.1.				IF C[XS] > = i
44	L5054:	.1.11111	$\rightarrow$ L5134			THEN GO TO BONDR2
45	L5055:	111.11	$\rightarrow$ L5072			JSB DOWN2
46	L5056:	1.1.1.1				$M \rightarrow C$
47	L5057:	111.1			BON2	: DOWN ROTATE
48	L5060:	1,1.1.1			BONDR3	
49	L5061:	.11.1.1	→ L5105			JSB ONE
50	L5062:	.11.1.11.1	→ L5153			JSB ADD
51	L5063:	!!!!!!	→ L5076			JSB STA1
52	L5064:	111.1.111.	. 1.50/1			A EXCHANGE C[W]
53	L5065:	1.11111	→ L5261		DNIOTES	GO TO BONDR7
54	L5066:	.11.1.1				$: STACK \rightarrow A$
55	L5067:	.1.111	. 1 2021	****	R13	$0 \to \$5$
56 57	L5070:	.111 111.1	→ L3071	*****	DOWNIA	SELECT ROM 3
	L5071:				DOWN3	: DOWN ROTATE
58 59	L5072:	111.1			DOWN2	: DOWN ROTATE
60	L5073: L5074:	111.1 11				DOWN ROTATE
61	L5074:	111.1			STA2	RETURN : DOWN ROTATE
62	L5075:	.11.1.1				
63	L5070:	.11.1			STAI	: STACK → A C → STACK
64	L5100:	11				RETURN
65	L5101:					NO OPERATION
66	L5101:	11	→ L4103	****	R100	: SELECT ROM 4
67	L5103:	.1.11	, F4103		DNOTE5	
68	L5104:	.111.11	→ L5106		DINOTES	GO TO DNOTE6
69	L5105:	II	→ L4106	****	ONE	: SELECT ROM 4
70	L5106:	1.1.1.1	- D1100		DNOTE6	
71	1.5107:	1111.1.1	→ L5345		DITOTEU	JSB MPY
72	1.5110:	.111	→ L5102			JSB R100
7.3	1.5111:	111.1.111.	to IVa			A EXCHANGE C[W]
7.4	1.5112:	11111.1	→ L5343			JSB DIV
75	1.5113:		→ L5075			JSB STA2
76	L5114:	1.1.1.1				$M \rightarrow C$
77	L5115:	1111.1.1	→ L5345			JSB MPY
78	L5116:	.111	→ L5102			JSB R100
79	L5117:	111.1.111.				A EXCHANGE C[W]
80	L5120:	11111.1	→ L5343			JSB DIV
81	L5121:	111.1		٠.		DOWN ROTATE
82	L5122:	1.11.1.1		15		IF \$11 # 1
						······································

## ROM 5 - Continued

						<del></del>
83	L5123:	11.11.11	→ L5066	11.7		THEN GO TO DNOTE2
84 85	L5124: L5125:	FI.FI.FI FIF.1	→ L5067		ITI :	GO TO R13 DOWN ROTATE
86	L5125.	.11111.			111	$C \rightarrow A[W]$
87	L5127:	11111.1.			IT2 :	IF $A[XS] >= 1$
88	L5130:	111	→ L5020			THEN GO TO RETRS
89 <sup>-</sup>	L5131: L5132:	11.11.1.1. 111.				$A-1 \rightarrow A[X]$ SHIFT LEFT A[M]
91	L5132.	.1.1.11111	→ L5127			GO TO IT2
92	L5134:	.11.1.1			BONDŔ2 :	STACK → A
93 94	L5135: L5136:	1.1.1.1 .11.1.11.1	→ L5153			M → C JSB ADD
95	L5130.	411111	→ L5076			JSB STAI
96	L5140:	1 1.1	→ L5021			JSB S180
97	L5141:	11111.1	→ L5343			JSB DIV JSB ONE
98 99	L5142: L5143:	.11.1.1 .11.1.11	→ L5105 → L5152			JSB ONE
100	L5144:	11.111.	23132			B EXCHANGE C[W]
101	L5145:	1.1.1				C EXCHANGE M
102 103	L5146: L5147:	1111111. 1111.1.1	→ L5345			$\begin{array}{c} 0 - C - I \rightarrow C[S] \\ JSB MPY \end{array}$
103	L5147.	.11.1.1	→ L5345 → L5105			JSB ONE
105	L5151:	11.11111	→ L5331			GO TO BONDR8
106	L5152:	11	→ L1153 ***	**	SUB :	SELECT ROM I
107 108	L5153: L5154:	11 11	→ L1154 *** → L1155 ***	**	ADD : ADDI :	SELECT ROM 1 SELECT ROM 1
109	L5155:	1.1.1.111.			BOND 3 :	$C + C \rightarrow C[W]$
110	L5156:	11111.1	→ L5343		4	JSB DIV
111 112	L5157: L5160:	1.1.1 .111	→ L5102			C EXCHANGE M JSB R100
113	L5161:	11.1	→ L5003		2	JSB S182
114	L5162:	11111.1	→ L5343			JSB DIV
115	L5163:	1111.1.	I 5020			IF C[XS] >= 1 THEN GO TO BOND2
116 117	L5164: L5165:	111.1.11 1111.1.1	→ L5232 → L5075			JSB STA2
118	L5166:	.11.1.1	→ L5105			JSB ONE
119	L5167:	1.1.1.111.				$C + C \rightarrow C[W]$
120 121	L5170: L5171:	111.1.114. .11.1.11.1	→ L5153			A EXCHANGE C[W] JSB ADD
121	L5172:	1144.	- 13133			$B \rightarrow C[W]$
123	L5173:	11111.1	→ L5343			JSB DIV
124	L5174:	111.1				DOWN ROTATE STACK → A
125° 126	L5175: L5176:	.11.1.1 111.1				DOWN ROTATE
127	L5177:	1111111.				$0 - C - 1 \rightarrow C[S]$
128	L5200:	11	→ L5002			JSB XTY
129 130	L5201: L5202:	.1.1.1.1.1	→ L5125			JSB IT1 A EXCHANGE C[W]
131	L5202.	.11.1.1	→ L5105			JSB ONE
132	L5204:	.11.1.11.1	→ L5153			JSB ADD
133	L5205:	11	→ L5002			JSB XTY
134 135	L5206: L5207:	1411.1 141111	→ L5071 → L5076			JSB DOWN3 JSB STA1
136	L5210:	.11.1.1.1	→ L5152			JSB SUB
137	L5211:	.11.1.11.1	→ L5153			JSB ADD
138	L5212: L5213:	1.1.1.1 1111.1.1	→ L5345			M → C JSB MPY
139 140	L5213.	111.1	× £3343			DOWN ROTATE
141	L5215:	11.1.1	→ L5015			JSB S185
142	L5216:	111.1				DOWN ROTATE $C \rightarrow A[W]$
143 144	L5217: L5220:	.11111. 1.1.1.1				$M \rightarrow C$
145	L5221:	111.1.1.1.	→ L5345			JSB MPY
146	L5222	H1.1				DOWN ROTATE
147 148	L5223:	.11.1.1 11114.1	→ L5343			STACK → A JSB DIV
148	L5224: L5225:	.11.1.1	. 20070			$STACK \rightarrow A$
150	L5226:	.11.1.11.1	→ L5153			JSB ADD
151 152	L5227: L5230:	141.1 .11.1.11	→ L5152			DOWN ROTATE JSB SUB
153	E5231:	14.14111	→ L5067			GO TO R13
154	L5232:	1111.1.1	→ L5075		BOND2	JSB STA2
155	L5233:	11.1	→ L5021			JSB S180 JSB DIV
156 157	L5234: L5235:	11414.4 111.1	→ L5343			DOWN ROTATE
158	L5236:	FFF. 1.1.1	→ L5345			JSB MPY
159	L5237:	.11.1.1	→ L5105			JSB ONE $C + C \rightarrow C[W]$
160°	L5240: L5241:	4.4.1.414. .11.1.14.1	→ L5153			JSB ADD
162	L5242	1.1.1				C EXCHANGE M
163	L5243:	.11.1.1	→ L5105			JSB ONE
164	£5244:	14.1.1 14.1.11.1	→ £5015 → £5153			JSB S185 JSB ADD
165 166	L5245: L5246:		- E2133			B → C[W]
167	L5247:	f.T.f	10.2204			C EXCHANGE M
168	L5250:	11111.1	→ L5343 → L5153			JSB DIV JSB ADD
169 170	L5251: L5252:-	.11.1.11.1	→ £5153 → £5071		•	JSB DOWN3
171	L5253:	.11.1	→ L5105			JSB ONE
172	L5254:	. FF. F. L. L	→ L5152			JSB SUB C EXCHANGE M
173 174	L5255: L5256:	,, F. F. F FFE., F. F. F	→ 1.5345		100	JSB MPY
175	L5257.	141.1				DOWN ROTATE
176	L5260:	144444.14	→ L5376			GO TO BONDR6

## ROM 5 - Continued

184	L5261: L5262: L5263: L5264:	11 .11.1.1 .11.1.11	→ L5002 → L5105	BONDR7:	JSB XTY JSB ONE
178 179 180 181 182 183 184	L5262: L5263:	.11.1.1		BONDR7:	
179 180 181 182 183 184	L5263:		→ L5105		JSB ONE
179 180 181 182 183 184	L5263:				
180 181 182 183 184			→ L5152		JSB SUB
181 182 183 184	L3204:				JSB ROT1
182 183 184		11.111	→ L5330		
183 184	L5265:	1111.1	→ L5071		JSB DOWN3
183 184	L5266:	.11.1.1.1	→ L5152		JSB SUB
184	L5267:	11.111	→ L5330		JSB ROT1
			25550		DOWN ROTATE
	L5270:	111.1			
185	L5271:	111.1.111.			A EXCHANGE C[W]
186	L5272:	11111.1	→ L5343		JSB DIV
187	L5273:	1.1.1.1			$M \rightarrow C$
			-> 1.52.45		JSB MPY
188	L5274:	1111.1.1	→ L5345		
189	L5275:	111111	→ L5076		JSB STA1
190	L5276:	.11.1.11.1	→ L5153		JSB ADD
191	L5277:	.11.1.1			$STACK \rightarrow A$
			1.6073		
192	L5300:	!!!.!!	→ L5072		JSB DOWN2
193	L5301:	1111.			$B \to C[W]$
194	L5302:	1111.1.1	→ L5075		JSB STA2
195	L5303:	1.1.1.1			$M \rightarrow C$
196	L5304:	.11.1.11.1	-> 1.5152		JSB ADD
			→ L5153		
197	L5305:	1.1.1			C EXCHANGE M
198	L5306:	1111.			$B \to C[W]$
199	L5307:	11.1.1	→ L5015		JSB S185
200	L5310:	11.1.1	→ L5015		JSB \$185
201	L5311:		→ L5015		JSB \$185
202	L5312:	.11.111.			IF C[M] = 0
203	L5313:	11111.11	→ L5316		THEN GO TO BON1
204	L5314:	.11.111.1.			IF C[XS] = 0
			A 1 5060		
205	L5315:	1111	→ L5060		THEN GO TO BONDR3
206	L5316:	1.11.1.1		BON1 :	IF Si I # I
207	L5317:	11111.1111	→ L5373		THEN GO TO BONDR4
208	L5320:	1.1111			$0 \rightarrow S11$
209	L5321:	111.1			DOWN ROTATE
210	L5322:	.11.1			C → STACK
211	L5323:	.1.1.1.1.1	→ L5125		JSB IT1
212	L5324:	111.1.111.			A EXCHANGE C[W]
			-> 1.5105		
213	L5325:	.11.1.1	→ L5105		JSB ONE
214	L5326:	.11.1.11	→ L5152		JSB SUB
215	L5327:	11111.11	→ L5346		GO TO BONDR9
216	L5330:	11	→ L1331 *****	ROT1 :	SELECT ROM 1
217	L5331:	.11.1.11.1	→ L5153	BONDR8 :	JSB ADD
210	L 5 3 3 3 1 .		- E3133	BONDRO .	
	L5332:	.11.1.1			$STACK \rightarrow A$
219	L5333:	11111.1	→ L5343		JSB DIV
220	L5334:	.11.1.1	→ L5105		JSB ONE
221	L5335:	.11.1.11	→ L5152		JSB SUB
			- L3132		
222	L5336:	1.1.1.1			$M \to C$
223	L5337:	11111.1	→ L5343		JSB DIV
224	L5340:	11.111111	→ L5374		GO TO BONDR5
225	L5341:				NO OPERATION
226	L5342:				NO OPERATION
227	L5343:	11	→ L1344 *****	DIV :	SELECT ROM 1
228	L5344:	********			NO OPERATION
229	L5345:	11	→ L1346 *****	MPY :	SELECT ROM 1
	L5346:	1111.		BONDR9 :	$B \to C[W]$
			. 1 62 46	BONDRY .	
	L5347:	1111.1.1	→ L5345		JSB MPY
	L5350:	1.1.1.1			$M \rightarrow C$
	L5351:	1111.1.1	→ L5345		JSB MPY
	L5352:	111.11	→ L5072		JSB DOWN2
		.11111.	. 550.2		$C \rightarrow A[W]$
	L5353:		1.5000		C - V[A]
	L5354:	111.11	→ L5072		JSB DOWN2
237	L5355:	1111.1.1	→ L5345		JSB MPY
	L5356:	.11.1	→ L5105		JSB ONE
	L5357:	1.1.1.111.	=		$C+C \rightarrow C[W]$
	L5360:	111.1.111.			A EXCHANGE C[W]
241	L5361:	.11.1.11.1	→ L5153		JSB ADD
	L5362:	1111.			$B \to C[W]$
	L5363:	11111.1	→ L5343		JSB DIV
	L5364:	111111	→ L5076		JSB STA1
	L5365:	1111.1.1	→ L5345		JSB MPY
246	L5366:	111.1			DOWN ROTATE
	L5367:	.11.1.1			$STACK \rightarrow A$
			- 1 5245		
	L5370:	1111.1.1	→ L5345		JSB MPY
	L5371:	.11.1			$C \rightarrow STACK$
	L5372:	1.111111	→ L5057		GO TO BON2
	L5373:	1.1.1.1		BONDR4:	$M \rightarrow C$
			1 5015	BONDR5 :	JSB S185
	L5374:	11.1.1	→ L5015	DONDK3:	
	L5375:	.11111.			$C \to A[W]$
	L5376:	.11.1.11.1	→ L5153	BONDR6 :	JSB ADD
	L5377:	11.11111	→ L5067		GO TO R13
~~~			——————————————————————————————————————		

## ROM 6

0	L6000:	1	→ L0001	***** E	RR71	:	SELECT ROM 0
1	L6001:	.11		D	A8	:	1 → S4
2	L6002:	111.1111	→ L6354				GO TO DA12
3	L6003:	111.11		D	M6	:	IFP#9
4	L6004:	11111	→ L6214				THEN GO TO DM7
5	L6005:	11		•			RETURN
6	L6006:	111.111.		D	M3	:	A EXCHANGE B[W]
7	L6007:	1.1.11		D	M1	:	IF P # 2
8	L6010:	11111	$\rightarrow$ L6211				THEN GO TO DM4
ÿ	L6011:	1111111.					$A + I \rightarrow A[M]$

## ROM 6-Continued

10	1 6012				$C-1 \rightarrow C[M]$
10 11	L6012 L6013				$ \begin{array}{ccc} C & \rightarrow & C[M] \\ IF & C[X] = 0 \end{array} $
12	L6014		→ L6017		THEN GO TO DM2
13	L6015				$A + 1 \rightarrow A[M]$
14	L6016				$C-1 \rightarrow C[M]$
15	L6017			DM2 :	RETURN
16	L6020			YC1 :	LOAD CONSTANT 3
17 18	L6021 L6022				LOAD CONSTANT 6 LOAD CONSTANT 5
19	L6022				IF S4 # 1
20	L6024		→ L6027		THEN GO TO YC2
21	L6025		. DOOL!		$A+1 \rightarrow A[X]$
22	L6026				RETURN
23	L6027	:111		YC2 :	LOAD CONSTANT 2
24	L6030	1.1.11			LOAD CONSTANT 5
25	L6031				RETURN
26	L6032				NO OPERATION NO OPERATION
27	L6033		→ L6006	DD6 :	JSB DM3
28· 29	L6034 L6035		L0000	<b>DD</b> 0 .	A EXCHANGE B[W]
30	L6036				$A + C \rightarrow C[M]$
31	L6037			<b>DD8</b> :	$P-1 \rightarrow P$
32	L6040				IF P # 0
33	L6041	;11111	→ L6034		THEN GO TO DD6
34	L6042				$0 \to C[X]$
35	L6043				C → A[W] IF S7 # 1
36	L6044		→ L6222		THEN GO TO DA4
37 38	L6045 L6046		L0222	DN1 :	STACK → A
39	L6047			<b>D</b>	A EXCHANGE C[W]
40	L6050		→ L6234		GO TO DN3
41	L6051			•	IF S7 # 1
42	L6052		→ L6055		THEN GO TO DAI
43	L6053		. 1 /0/0		IF S4 # 1 THEN GO TO DA3
44	L6054		→ L6060	DA1 :	$0 \rightarrow S7$
45	L6055			DAI	C → STACK
46 47	L6056 L6057				C → STACK
48	L6060			DA3 :	$STACK_{\cdot} \rightarrow A$
49	L6061				IF S7 # 1
32	L				THEN GO TO DA13
50	L6062		→ L6065		THEN GO TO DA13 C → STACK
51	L6063			DA13 :	A EXCHANGE C[W]
52 53	L6064 L6065		→ L6353	DA13	GO TO DA5
54	L6066		20000	DM5 :	IF P # 6
55	L6067		→ L6003		THEN GO TO DM6
56	L6070	)11			RETURN
57	L6071			D47	NO OPERATION $A - C \rightarrow C[MS]$
58 .	L6073		→ L6075	DA7 :	IF NO CARRY GO TO DAIL
59 60	L6073 L6074		→ L0073		$0 - C \rightarrow C[MS]$
61	L6075			DA11 :	B EXCHANGE C[W]
62	L6076				STACK → A
63	L607				DOWN ROTATE
64	L6100		1.7151		$0 - C - 1 \rightarrow C[S]$ JSB ADD63
65	L6101		→ L6151		$0 \to A[S]$
66 67	L6102 L6103				$0 \rightarrow C[W]$
68	L6104				5 → P
69	L610				LOAD CONSTANT 1
70	L610				LOAD CONSTANT 8
71	L610				A EXCHANGE C[W]
72	L6110		1 (145		IF A >= B[MS] THEN GO TO DA10
73	L611		→ L6145	DÁ9 :	
74 75	L611. L611.			<i>D</i> .1.7	$B \to C[W]$
76	L6114		→ L6150	ADD62 :	JSB ADD61
77	L611:	5: .1.111			$0 \rightarrow \$5$
78	L611			****	$0 \rightarrow S7$ SELECT BOM 0
79	L611		→ L0120	***** DD4 :	SELECT ROM 0 $P+1 \rightarrow P$
80	L6120			DD4 .	$C-I \rightarrow C[X]$
81	L612 L612		→ L6205		IF NO CARRY GO TO DD3
82 83	L612	3. 111.1.111	Loros		A EXCHANGE C[W]
84	L612				$\mathbf{IF}\;\mathbf{B}[\mathbf{M}]=0$
85	L612		→ L6000		THEN GO TO ERR71
86	L612		→ L6006		JSB DM3
87	L612				$A + C \rightarrow C[M]$ A EXCHANGE B[W]
88	L613		4		IF S4 # 1
89 90	L613 L613		→ L6134		THEN GO TO DD5
91	L613		→ L6037		GO TO DD8
92	L613			DD5	:  If  A >= B[M]
93	L613	5:1111111	→ L6037		THEN GO TO DD8
94	L613		→ L6000	DVI	GO TO ERR71 : $0 \rightarrow A[W]$
95	L613		4	DYI	B EXCHANGE C[WP]
96	L614		→ L6020		JSB YC1
97 · 98	L614 L614		- 20020		8 → P
99	L614				B EXCHANGE C[WP]
100	L614	4: .11111	→ L6160		GO TO MU3
101	L614	5:1111.		DA10	$: B \to C[W]$ $ISP \land DD41$
102	L614	6: .11.11	→ L6150		JSB ADD61

## ROM 6-Continued

103	L6147:	.11.1.11	→ L6112				GO TO DA9
104	L6150:	1.111.111.			ADD61	:	$0 \rightarrow A[W]$
105	L6151:	.1.11			ADD63	:	1 → S5
106	L6152:	.1111					1 → S7
107	L6153:	1111					12 → P
108	L6154:	11	→ L1155	****			SELECT ROM I
109	L6155: L6156:	111111. .1.111.			MU1 MU2	:	$\begin{array}{c} A + B \rightarrow A[W] \\ C - 1 \rightarrow C[P] \end{array}$
110 111	L6157:	.11.11.111	→ L6155		WO2	•	IF NO CARRY GO TO MUI
112	L6160:	1.1111.	→ L0155		MU3	:	SHIFT RIGHT B[W]
i i 3	L6161:	111				-	$P-1 \rightarrow P$
114	L6162:	111.11					IF P # 3
115	L6163:	.11.111.11	$\rightarrow$ L6156				THEN GO TO MU2
116	L6164:	11.11.111.					$A-I \rightarrow A[W]$
117	L6165:	.111.11111	→ L6167				IF NO CARRY GO TO DY2
118	L6166:	11111.111.			DY2	:	$\begin{array}{c} A+1 \rightarrow A[W] \\ A+1 \rightarrow A[X] \end{array}$
119	L6167: L6170:	11111.1.1. 1111.			DDI	:	$P+1 \rightarrow P$
120 121	L6171:	11111.			<i>DD</i> .	•	SHIFT RIGHT C[W]
122	L6172:	111.11					IFP # 9
123	L6173:	.111111	→ L6170				THEN GO TO DDI
124	L6174:	11.11					LOAD CONSTANT 3
125	L6175:	.111					4 → P B EXCHANGE C[WP]
126	L6176:	lHl.			DD2		SHIFT RIGHT C[W]
127	L6177: L6200:	11111. 111			DDZ	•	$P-1 \rightarrow P$
128 129	6201:	11111.11.					IF P # 14
130	L6202:	.1111111111	→ L6177				THEN GO TO DD2
131	L6203:	.11.1.1.1.					$IF C\{X\} = 0$
132	L6204:	11	→ L6000		DD2		THEN GO TO ERR71
133	L6205:	111.11	. 1 / 130		DD3	:	IF P # 12
134	L6206:	.1.111	→ L6120				THEN GO TO DD4 GO TO ERR71
135	L6207: L6210:	11	→ L6000				NO OPERATION
136 137	L6210: L6211:	.11.11	•		DM4	:	IF P # 4
138	L6211:	11.11.11	→ L6066			•	THEN GO TO DM5
139	L6213:	11					RETURN
140	L6214:	1.111.11			DM7	:	IF P # 11
141.	L6215:	1111111	→ L6217				THEN GO TO DM8
142	L6216:	11			DM		RETURN
143	L6217:	11.1111.			DM8	:	$\begin{array}{c} A - 1 \rightarrow A[M] \\ C + 1 \rightarrow C[M] \end{array}$
144	L6220: L6221:	.111111.					RETURN
145 146	L6222:	.1.111.			DA4	:	$C-I \rightarrow C[P]$
147	L6223:	111.1					DOWN ROTATE
148	L6224:	11.1.1					IF S9 # 1
149	L6225:	111.1111	→ L6351				THEN GO TO DA6
150	L6226:	.11.1					IF S4 # 1 THEN GO TO DA8
151	L6227:	111	→ L6001				0 → S9
152	L6230: L6231:	1111 111.1111	→ L6354				GO TO DA12
153 154	L6232:	11	, F0224		DN2	:	$0 \rightarrow P$
155	L6233:	1111.					SHIFT RIGHT C[M]
156	L6234:	.11111.			DN3	:	$C+1 \rightarrow C[P]$
157	L6235:	111.1.11	→ L6232				IF NO CARRY GO TO DN2
158	L6236:	11.1.1.					IF $C[X] >= 1$ THEN GO TO ERR71
159	L6237:	11	→ L6000				IF C[S] = 0
160	L6240: L6241:	.11.11111. 1.11111	→ L6243				THEN GO TO DN4
161 162	L6242:	1.111.	× E0243				$0 - C \rightarrow C[M]$
163	L6243:	1111.1.11.			DN4	:	$A + C \rightarrow A[MS]$
164	L6244:	.11111					$7 \rightarrow P$
165	L6245:	11111.					$0 \to C[W]$
166		.111.11					LOAD CONSTANT 7 LOAD CONSTANT 3
167	L6247:						LOAD CONSTANT 0
168	L6250:	11 .1.1.11					LOAD CONSTANT 5
169 170	L6251: L6252:	1.1.11.					IF A >= C[M]
171	L6252:	11	→ L6000				THEN GO TO ERR71
172	L6254:	111					8 → P
173	L6255:	11	→ L6020				JSB YC1
174	L6256:	1.111.					0 → B[W]  B EYCHANGE CIWI
175	L6257:	11.111.					B EXCHANGE C[W] IF A[M] >= I
176	L6260:	11111.	→ 1.6262				THEN GO TO DNII
177	L6261:	1.111111 11 ·	$\rightarrow$ L6263 $\rightarrow$ L6000				GO TO ERR71
178 179	L6262: L6263:	1111111.	- 20000		DNII	:	$A + 1 \rightarrow A[M]$
180	L6264:	1.1111.			DN15	:	SHIFT RIGHT B[W]
181	L6265:	111					$P-1 \rightarrow P$
182	L6266:	1.11111	→ L6270		D. 1.7		GO TO DN6
183	L6267:	.111d1.	10 miles		DN5		$C + 1 \rightarrow C[P]$
184	L6270:	11111.	1 4049		DN6		$A - B \rightarrow A[W]$ IF NO CARRY GO TO DN5
185	L6271:	1.11.11111	→ L6267				$A + B \rightarrow A[W]$
186	L6272: L6273:	111111. 1.11					IFP#0
187	L6274:	1.11.111	→ L6264				THEN GO TO DN15
189	L6275:	11111.	· · · · · · · · ·	•	*		IF A[M] >= 1
190	L6276:	11111	→ L6301				THEN GO TO DN12
191	L6277:	111111.	•				$A + B \rightarrow A[W]$
192	L6300:	.1.11.1.1.			DNIII		$C - 1 \rightarrow C[X]$ If $C[X] >= 1$
193	L6301:	11.1.1. 11111	→ L6304		DN12		THEN GO TO DN7
194 195	L6302: L6303:	11.11.111.	LUNUT				$A-I \rightarrow A[W]$
196	L6304:	.111			DN7	:	4 → P:

#### ROM 6 - Continued

197	L6305:11.11			LOAD CONSTANT 3
198	L6306:11			$0 \rightarrow P$
199	L6307: 11.111.			B EXCHANGE C[W]
200	L6310:11111.			
201	L6311: 111.1.1.1.			$0 \to C[W]$
202	L6312:1111		D.10	A EXCHANGE C[X]
203			DN8	: P+1 → P
203				$A + I \rightarrow A[X]$
	L6314:1111.			$0 \rightarrow C[M]$
205	L6315:111.1	→ L6007		JSB DM1
206	L6136: 1111.			$A - B \rightarrow A[M]$
207	L6317: 11.1111	→ L6321		IF NO CARRY GO TO DN13
208	£6320: 11.11111	→ L6323		GO TO DN14
209	L6321: 11111.		DN13	: IF A(M) >= 1
210	L6322: 111.1.11	→ L6312		THEN GO TO DN8
211	L6323: 11111.		DN14	$: A + B \rightarrow A[M]$
212	L6324: 111111.		DIVIT	
213	L6325: .111.			$A + C \rightarrow A[M]$
214				SHIFT LEFT A[M]
				$A+1 \rightarrow A[M]$
215	L6327: 111.1.1.			A EXCHANGE B[X]
216	L6330:11111.			0 C[W]
217	L6331: .1.1111.1.			$C-1 \rightarrow C[XS]$
218	L6332: 1111111.			$A + C \rightarrow A[W]$
219	L6333: 111.111.			A EXCHANGE B[W]
220	L6334: 11.111			13 → P
221	L6335:111		DN9	$: P - 1 \rightarrow P$
222	L6336: .1111.		D.112	SHIFT LEFT A[W]
223	L6337; .1111.11			IFP#7
224	L6340: 11.111.111.	→ L6335		
225	L6341: 111111.	, E0333		THEN GO TO DN9
226	L6342:1111		DNILO	$A + B \rightarrow A[W]$
			DN10	$: P+1 \rightarrow P$
227	L6343: .1111.			SHIFT LEFT A[W]
228	L6344: 111.11			IF P # 12
229	L6345: 1111.11	→ L6342		THEN GO TO DN10
230	L6346: 11111.1.1.			$A + I \rightarrow A[X]$
231	L6347: 111.1.111.			A EXCHANGE C[W]
232	L6350: .11111	$\rightarrow$ L6114		GO TO ADD62
233	L6351: .11.1	1 to	DA6	: IF S4 # 1
234	L6352:111,1,11	$\rightarrow$ L6072		THEN GO TO DA7
235	L6353: .111		DA5	$: 0 \to \$4$
236	L6354: .1.11.1.1.		DA12	$: C - I \rightarrow C[X]$
237	L6355: 111111	→ L6360	27112	IF NO CARRY GO TO DA2
238	L6356: 1111.	> E0300		SHIFT RIGHT C[M]
239	L6357:111.1			$0 \rightarrow C[]$
240	L6360:11.1.1		DA2	
241		. 1 4000	DAZ	: IF C[X]>= 1
241		→ L6000		THEN GO TO ERR71
	L6362:1.111.			$0 \to B[W]$
243	L6363: .11111.			$C \rightarrow A[W]$
244.	L6364: 111			$8 \rightarrow P$
245	L6365:11.11.			$0 \rightarrow C[WP]$
246	L6366:111			LOAD CONSTANT 2
247	L6367:1.11			LOAD CONSTANT I
248	L6370: 111			8 → P
249	L6371:1.11.			IF $A >= C[WP]$
250	L6372:11	→ L6000		THÈN GO TO ERR71
251	L6373:1.11	. 20000		
252	L6374: 11.11			LOAD CONSTANT I
				LOAD CONSTANT 9
253	L6375: 111			$8 \rightarrow P$
254	L6376: .1.1.11.	. 7 (137		$A-C \rightarrow C[WP]$
255	L6377: .1.1111111	→ L6137		IF NO CARRY GO TO DY I

### **FUNCTIONS**

All of the functions performed by the calculator are given in the table below. The notes referred to in this 50 table are given at the end of the table.

# TABLE OF FUNCTIONS INCORPORATED INTO THE BUSINESS CALCULATOR

```
1. SIMPLE COMPOUNDING

1.1 FV = PV (1+i)^n

1.2 PV = FV/(1+i)^n

1.3 = (FV/PV)^{1/n} - 1

1.4 n = (Log(FV))/Log(PV(1+i))

2. ANNUITY

2.1 FV = PMT (1+i)^n - 1/i

2.2 PV = PMT (1+i)^n - 1/i (1+i)^n

2.3 Solve For i In (see Note 1):

PV - PMT [(1+i)^n - 1]/i (1+i)^n = 0

2.4 Solve For i In (see Note 1):

FV - PMT [(1+i)^n - 1]/i = 0

2.5 n = log(PMT/(PV - PMT))/log(1+i)
```

2.6 
$$n = \log (FV \times i/PMT + 1)/\log (1 + i)$$
  
2.7 PMT = PV  $i (1 + i)^n/[(1 + i)^n - 1]$   
2.8 PMT = FV  $i/[(1 + i)^n - 1]$   
3. ADD ON TO ANNUAL RATE  
3.1 Solve For  $i$  In (see Note 1):

$$1 - \frac{1 + \frac{n}{12} \times \frac{R}{100}}{n} \times \frac{(1+i)^{n} - 1}{i(1+i)^{n}}$$

n = No. of Months R = Annual Add-On Rate4. ACCRUED INTEREST n = No. of Days i = Annual Interest Rate (%) PV = Principal Amount5.  $4.1 i_{360} = n \text{ PV } i/36000$   $4.2 i_{365} = i_{360} \times 0.98630137$ 5. DISCOUNTED NOTE

15

n = No. of Days

i = Annual Interest Rate (%)

FV = Face Value of Note

 $5.1 d_{360} = FV \times n \times i/36000$ 

5.2 yield<sub>360</sub> =  $d_{360} \times 36000/n$  (FV –  $d_{360}$ )

 $5.3 \ d_{365} = d_{360} \times 360/365$ 

5.4 yield<sub>365</sub> =  $d_{365} \times 36500/n$  (FV –  $d_{365}$ )

6. BOND

6.1 Price of a Bond (PV) (see Note 2):

n = No. of Days (uncompensated for leap days) i = yield

c = coupon rate

For  $n \ge 182.5$ :

$$PV = 100 \left(1 + \frac{i}{200}\right)^{-\frac{11}{182.5}} + \frac{100 c}{i} \left(1 + \frac{i}{200}\right)^{i} - \left(1 + \frac{i}{200}\right)^{-\frac{11}{182.5}} - \frac{cj}{2}$$

where j = 1 - frac n/182.5For n < 182.5:

$$PV = \frac{200 + c}{2 + \frac{n}{180} \cdot \frac{i}{100}} - \frac{(1 - n)c}{2}$$

6.2 Yield of a Bond (see Note 2):

Solve for i knowing PV, in the above 2 equations, which one depending on n.

Solution gives

$$|i_{actual} - i_{calc}| < 2 \times i_{actual}^2 \times C \times 10^{-6}$$

7. DATE (see Note 3): 7.1 Date 1 - Date 2

7.2 Date  $\pm n$  Days

1900 ≤ Date ≤ 2099 A.D.

#### 8. ACCUMULATED INTEREST

accumulated interest (in \$)

$$= PMT \left\{ k - j \frac{\left(1 + \frac{i}{100}\right)^{k-n}}{\frac{i}{100}} \left[1 - \left(1 + \frac{i}{100}\right)^{j-k}\right] \right\}$$

8.2 PV<sub>k</sub> = PMT × 100/i {1 -  $(1 + i/100)^{k-n}$ }

#### 9. ACCUMULATION & MEANS & σ

9.1 
$$\operatorname{Sum} = \sum_{1}^{n} x_{i}$$

9.2 Sum of Squares = 
$$\sum_{i=1}^{n} x_i^2$$

$$Mean = \frac{1}{n} \sum_{i=1}^{n} x_{i}$$

9.4 
$$\sigma = \left\{ \frac{1}{n-1} \sum_{1}^{n} x_i^2 - \text{Mean}^2 \right\}^{1/2}$$

### 10. TREND LINE

10.1 
$$\underset{\text{(m)}}{\text{Slope}} = \frac{2\sum_{1}^{n} ky_{k} - (n+1)\sum_{1}^{n} y_{k}}{n(n^{2}-1)/6}$$

10.2 Y Intercept = 
$$\frac{1}{n} \sum_{k=1}^{n} y_k - \frac{n+1}{2} \cdot \text{slope}$$

 $10.3 \ y_{(k)} = mk + c$ 

11. SUM OF DIGITS DEPRECIATION

n =Depreciable Lifetime

PV = Initial Value of Asset

11.1 Depreciation at time (k) = [2 PV/ n (n + 1)](n-k+1)

11.2 Remaining book value at (k) = PV ((n - k))(n-k+1)]/n(n+1)

12. CASH FLOW

12.1 Current Sum of Present Value of Cash Flow

$$= \sum_{i=0}^{n} F_i (1+i)^{-i}$$

where j = j th cash flow

and i = cost of capitalNote 1: FIG. 32 illustrates the algorithm used for the

solution of 2.3, 2.4 and 3.1 above. The technique is a simple Newton-Raphson method for the solution of an implicit equation.

Note 2: FIG. 33 shows how the price of a bond is calculated, and FIG. 34 illustrates the algorithm used to compute the yield to maturity of a bond.

Note 3: FIG. 35 illustrates the date algorithm. The first half computes the dates difference and the next 30 half the date  $\pm n$  days.

#### **OPERATING INSTRUCTIONS**

All of the operations described below are controlled or initiated from the keyboard input unit 12 which is 35 shown in FIG. 1.

#### BASIC INSTRUCTIONS

To clear display only CLEAR To clear everything (except constant storage) CLX oress

Constant Storage

50

STO To store a constant oress RCL To recall a constant oress

NOTE: Certain important pre-programmed calculations overwrite previous contents of the constant storage. These are:

Add-on to annual Percentage Rate Conversion Effective yield of an annuity (Loan repayment and sinking fund)

Accrued interest and discounted note problems

Trend lines (least squares linear regression)

Sum-of-the-digits calculations

Bond calculations (price and yield)

Accumulated interest paid on a loan

Discounted Cash Flow Analysis

Except where noted above, a constant remains in the machine until it is turned off or over-written by another constant.

Rounding

To round-off (the display only) . . . . press

then any desired numeral key between [0] and					
6. A numeral key greater than 6 will put display in socalled "scientific notation."  Normal turn-on mode is automatically rounded	į,		press press	SAV	
to two decimal places.	5	To obtain a date from a base date:			<b>_</b>
NOTE: Rounding affects the display only. The full internal accuracy of the machine is maintained.	-	-key in the base date	press	SAV	E ↑
Arithmetic Operations  To perform simple arithmetic operations between	ı	—key in the number of days (can be positive or negative)	press		DATE
two numbers:	10	To obtain the day of the week of a date:			
		—key in today's date	press	SAVE ↑	
		-key in the desired date	press	DAY	SAVE ↑
—key in the first number press SAVE↑	15		press	÷	
-key in the second number, press desired operation +, -, × +		-key in that portion of the display left of the decimal point	press	_	
To perform chain calculations, only the first number has to be loaded through a SAVE $\uparrow$ operation all sub-	•	key in 7 again p	press	×	
sequent numbers need only be keyed in and the desired function key pressed after each one.  Automatic computation between a displayed number and a stored constant is achieved by pressing RCL and the desired function.	25	If the date in question is beyond week will be today's day plus the display.  If the date in question is before tweek will be today's day minus in the display.  Error Indication  An improper or illegal operation zero) will result in a steady bli Battery Condition (low charge ind All decimals in the display indica dition. Plug into recharger.	today s the i (such inking icatio	mber sh , its day number as divid g display	own in of the shown
To change the sign of a dis-		dition. Plug into recharger.			
played number To enter a negative number,	35	COMPOUND INTER			
Raising a Number to a Power Key in positive base number (to be raised to a power) Key in power (exponent)  Key in power (exponent)  yx		NOTE: To use the compound inte simply remember to enter your kno right sequence and then press the sponds to your answer.	wn va	alues in	left-to-
To Obtain Square Root of a Number  √x	40	Future Value			
Key in Number press y*		Key in number of time periods		press	n
Percentage Operations		Key in interest rate per time period (in %	) .	press	i
To obtain the percent amount of a number:  SAVE ↑	45	Key in present value (principal)		press	PV
-key in the base number press -key in the percent (as a %) press  [8]		To obtain future value		press	FV
To add or subtract the percentage amount to the base number simply press $\bigoplus$ or $\bigoplus$ , respectively.  To obtain the percent difference between the		NOTE: Simple arithmetic operation formed prior to entering any valual last entry may be corrected by prekeying in the correct value and preate key.	e. Als	so, a m	istaken L. then
two numbers:	55	Present Value  Key in number of time periods			n
CATTE A		Key in interest rate per time period (in %		press press	i
-key in the base press SAVE↑ (or reference) number		Key in future value amount	,	press	FV
—key in the second number press (answer is displayed in percent) $\%$	60	To obtain present value		press	
		Rate of Return (growth rate)		hiess	PV
		Key in number of periods		press	n
Calendar Functions Data entry sequence is: month, decimal point, two nu-	65	Key in present (beginning) value '		press	PV
meral day and four numeral year. Example: May 8, 1972 = 5.081972 Calendar range is from Jan. 1, 1900		Key in future (ending) value		press	FV
to December 31, 2000		To obtain effective rate per period (in %)		proce	

Number of Time Periods (for a compounded amount)		-Continued					
Key in interest rate per period (in %)	pres	s i		Key in future value		press	FV
Key in present (beginning) value	pres	s PV		To obtain number of time periods		press	
Key in future (ending) value	pres	s FV	5	LOAN PAY	MENIT		<del> </del>
To obtain number of time periods	pres	s n		Accrued (Simple) Interest Payment D			
Nominal Rate Converted to Effective Annual Ra	ite						
Key in number of time periods per year		press ST	'o'	n			
Key in Nominal Rate (as a %)	ress	RCL ÷		i			
Key in 1 0 0	ress	STO PV	7	FV			
To obtain effective annual rate (in %)	:	press RC					
Effective Annual Rate Converted to Nominal Ra	ite						
Key in number of time periods per year		press S	то	n			
Key in 1 0 0		press S	AVI	E ↑ PV			
Key in effective annual rate (in %)	ress	+ F	v	i			
To obtain nominal rate (in %)		press R	СГ	X			
SINKING FUND				Key in number of days	press	:1	
				Key in annual interest rate (in %)	press		
Future Value of an Annuity (sinking fund)				Key in the principal (present value)	press	P /.	
Key in number of time periods	press	n	35	To obtain interest payment due on a	p. 003		NTR
Key in interest rate per period (as a %)	press	i		360 day basis	press		PMT
Key in payment (installment) amount	press	PMT		To obtain interest payment due on a 365 day basis	press	ху	
To obtain future value	press	FV	40	Discuss I.N. a. 150			
		L		Discounted Note and Effective Annual	Yields		
Sinking Fund Payment Amount			45	Key in number of days	press	t	
Key in number of time periods	press	n	45	Key in annual interest (discount) rate (in %)	press	-	
Key in interest rate per period (as a %)	press	i		Key in the face (future) value	F1.000		
Key in future value	press	FV	50	of note	press	FV	
To obtain payment amount	press	РМТ		To obtain the discount amount (i.e.—the interest portion) of the note on a 360 day basis		······	NTR
					press		PMT
Effective Yield of Sinking Fund			55	To obtain the effective annual yield on a 360 day basis	press	R;	
Key in number of time periods	press	$\mathbf{n}_{\perp}$		To obtain the discount amount of the note on a			
Key in payment (installment) amount	press	PMT		365 day basis	press	R↓	
Key in future value	press	FV 6	60	To obtain the effective annual yield on a 365 day basis	press	Rį	
To obtain interest rate per period (as a %)	press	i	т	rue Equivalent Annual Yield	•		
Number of Periods Required for a Sinking Fund				Key in number of days	press	SAVE	1
Key in interest rate per period (as a %)	press	[ i ] 6	5	Key in 3   6   5	press		
Key in payment (installment) amount	press	PMT		Key in the principal (present	press	. P V	

÷

NOTE: To obtain the remaining book value after each
year's depreciation, first press STO - (for book
value after first year) then RCL - for each subse-
quent year.

## **Extended Precision Bond Calculations**

NOTE: This procedure replaces steps 1 and 2 in normal bond calculations. It provides six decimal place accuracy for all bond price calculations and three decimal

quer	it year.	each subse-		racy for all bond price calculation	ns and t	l place accu- hree decimal
	hle Rate, Declining-Balance Depreciation					
I	, 2 2 2			press SAVE		
2.	Key in life of asset (number of years)			press ÷		
3.	,			press X STO		
4. 5.	Key in depreciable amount (purchase less salva To obtain year's depreciation	age value)		press RCL 0%		
6. 7.	To obtain remaining book value Continue steps 5. and 6. for subsequer	nt years.		press		
Dimin	ishing Balance Depreciation  Key in life of asset (number of years)			press		
2.	Key in beginning value of asset			press PV		
3.	Key in ending (salvage) value of asset			press		
NOT	E: Salvage value must be greater than	zero.	25	place accuracy for most yield cal	culations	s.
4.	To obtain and store rate of depreciation			press i CHS STO		
5.	Key in beginning value of asset					
6.	To obtain year's depreciation			press RCL e <sub>o</sub>		
7. 8.	To obtain remaining book value Continue steps 6. and 7. for subsequent	t years.		press		
	BONDS					
				a) Determine the number of days, months and years to maturity (in		
Price	of a Bond Key in either maturity or purchase press		40	accordance with trade custom)	4#000	
•.	date press	SAVE ↑		b) Key in number of days	press	SAVE
2.	Key in remaining date press	DAY		c) Key in 3 0 (days/month)	oress	
3.	Key in yield-to-maturity (as a %) press	i	45	d) Key in number of months	oress	
4.	Key in coupon rate (as a %) press	PMT		e) Key in [] [2] (months/year)	oress	
5.	To obtain bond price press	BOND		f) Key in number of years	oress	+
	•		50	g) Key in 3 5 (days/year) Continue with step 3. of bond calculations.	press	<u> </u>
	o-Maturity of a Bond Key in either maturity or purchase press	SAVE ↑				
•	date*		55	INVESTMENT ANA	LYSIS	
2.	Key in remaining date press	DAY		Discounted Rate of Return (for even cash f Key in number of time periods	lows) press	- <del></del> -
3.	Key in coupon rate (as a %) press	PMT		Key in amount of cash flow per period	press	PMT
4.	Key in the bond price press	PV	60	Key in original investment	press	PV
5.	To obtain bond yield press	YTM i		To obtain discounted rate of return (in %) per period	press	<del></del>
				Discounted Cash Flow Analysis (for uneven	cash flow	s)
			65	1. Key in discount rate (in %) per period	press	:
	E: Normal accuracy of bond calculati			2. Key in original investment	press	CHS PV
quire	nal places for most cases. If further accud, the following procedure should replay of either of the above.			<ol> <li>Key in cash flow per period</li> <li>Continue step 3. for subsequent flows.</li> </ol>	press	PV <u>Σ+</u>

NOTE: Investment is profitable (to the extent of the discount rate) if the result is positive. Furthermore, the user can determine the "break-even" period by noting the period in which step 3 first yielded a positive result.

# STATISTICS

STATISTICS	
Mean and Standard Deviation	
1. Clear the entire machine by pressing CLEAR  CLEAR	
2. Key in data item press Σ+	10
3. Continue step 2. until all data are entered.	
4. To obtain mean (arithmetic average) press $\overline{x}$	
NOTE: To obtain the standard deviation after each	15
mean calculation press $xy$ . The $xy$ key must	
be pressed again before resuming. $\label{eq:sigma} \rightarrow \! \Sigma$	
5. To return to the summation mode press $\frac{1}{x}$	20
6. Continue with step 2. if desired.	
NOTE: To correct a data item key in its value and press	25
$\Sigma + 1$ .	23
Trend Lines (Least Squares Linear Regression)	
1. Clear the entire machine by pressing CLEAR	30
2. Sequentially, key in data item press TL	
NOTE: Each time TL is pressed, the sequence number for that item is displayed.	35
<u> </u>	
3. Continue step 2. until all data are	40
entered. 4. To terminate the data entry sequence press TL  5. To obtain a specific value on the	
trend line, key in the appropriate time period number press n TL	
6. Repeat step 5. as often as desired.	45
NOTE TI	
NOTE: The user may also "step-along" the trend line by simply pressing TL as many times as desired. Fur-	
ther, the current time period number may be obtained	50
by pressing xy. The xy key must be pressed again	50
before resuming.	
7. To obtain the amount of change of press R   R	55
the trend line per period (commonly called "slope")	

We claim:

To resume operation

1. An electronic calculator comprising:

keyboard input means having a plurality of numeric keys manually operable for entering numerical 65 data into the calculator and having a plurality of non-numeric control keys manually operable for controlling the calculator, said non-numeric con-

press R |

RI

60

trol keys including a plurality of function keys associated with a plurality of mathematically related variables and manually operable for designating selected numerical data as said variables and for conditioning the calculator to perform mathematical operations involving said variables;

storage means coupled to said keyboard input means for storing numerical data entered into or calculated by the calculator;

processing means coupled to said keyboard input means and to said storage means and responsive to successive actuation of one or more of said numeric keys and one or more of said non-numeric control keys in a sequence, including one of said function keys followed by one of said function keys without interruption by any of said numeric keys, for automatically performing a mathematical operation employing selected numerical data, stored in said storage means and designated as one or more of said variables by actuation of one or more of said function keys, to determine the value of a variable associated with the last of said function keys in said sequence; and

output means coupled to said processing means for indicating the value of the variable associated with the last of said function keys in said sequence.

- 2. An electronic calculator as in claim 1 wherein said processing means is responsive to actuation of one of said non-numeric control keys for determining the percentage difference between two numerical values stored in said storage means and for thereupon causing said output means to display that percentage difference in decimal digit form.
  - 3. An electronic calculator as in claim 1 wherein: said processing means is operable for generating the percentage difference between two numerical values stored in said storage means; and
  - said non-numeric control keys include a command key manually operable with another of said nonnumeric control keys, when said command key and said other non-numeric control key are successively actuated in the order mentioned, for causing said processing means to generate the percentage difference between two numerical values stored in said storage means and for thereupon causing said output means to display that percentage difference in decimal digit form.
- 4. An electronic calculator as in claim 1 wherein said processing means includes:

first means responsive to actuation of a first one of said non-numeric control keys for generating the arithmetic average of numerical data stored in said storage means, for causing said output means to display said arithmetic average in decimal digit form, and for generating an end-of-operation signal: and

second means coupled to said first means and responsive to said end-of-operation signal for generating the standard deviation of numerical data stored in said storage means, said processing means being responsive to actuation of a second one of said non-numeric keys for causing said output means to indicate said standard deviation in decimal digit form.

5. An electronic calculator as in claim 4 wherein said non-numeric control keys include a command key

40

manually operable with said first and second nonnumeric control keys, when said second non-numeric control key, said command key, and said first nonnumeric control key are successively actuated in the order mentioned following generation of said arithme- 5 tic average and said end-of-operation signal, for causing said first and second means to generate the arithmetic average and the standard deviation for different numerical data entered into said storage means by said numeric kevs.

6. An electronic calculator as in claim 1 wherein: said numeric and non-numeric control keys are manually operable for storing numerical data representing any two calendar dates in said storage means in a predetermined decimal digit format; 15

said processing means includes first means responsive to actuation of one of said non-numeric control keys for determining the number of days between any two calendar dates, included within a 20 predetermined range of calendar dates and represented by numerical data stored in said storage means in said predetermined decimal digit format, and for causing said output means to display the 25 determined number of days in said predetermined decimal digit format.

7. An electronic calculator as in claim 6 wherein said processing means includes:

second means responsive to actuation of said one of 30 said non-numeric control keys for causing said output means to indicate when numerical data stored in said storage means represents an erroneous calendar date, represents a calendar date outside said predetermined range of calendar dates, or is in- 35 compatible with said predetermined decimal digit format; and

third means for compensating for the extra day in leap-years occurring within said predetermined range of calendar dates.

8. An electronic calculator as in claim 1 wherein:

a first one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a first numerical datum represent- 45 ing the number of successive payments;

a second one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a second numerical datum representing the interest rate per payment;

a third one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a third numerical datum representing the amount of each payment; and

said processing means is responsive to actuation of a 55 fourth one of said non-numeric control keys for generating the present value of the number of successive payments represented by said first numerical datum in the amount per payment represented by said third numerical datum and at the interest 60 said processing means includes: rate per payment represented by said second numerical datum and for causing said output means to display the generated present value in decimal digit form.

9. An electronic calculator is in claim 8 wherein each 65 of said first, second, third, and fourth non-numeric control keys comprises a different one of said function keys.

10. An electronic calculator as in claim 1 wherein: a first one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing equally-spaced and chronologically-sequenced numerical data in said storage means;

said processing means is operable for generating the least-squares linear regression of the numerical

data stored in said storage means; and

said non-numeric control keys include a command key manually operable with said first non-numeric control key, when said command key and said first non-numeric control key are successively actuated in the order mentioned, for causing said processing means to generate a first value of the least-squares linear regression of the numerical data stored in said storage means and for causing said output means to indicate said first value in decimal digit

11. An electronic calculator as in claim 10 wherein: said first value is the value at the y-intercept in rectangular coordinate notation; and

said processing means is responsive to further successive actuations of said first non-numeric control key for generating succeeding values of the leastsquares linear regression of the numerical data stored in said storage means.

12. An electronic calculator as in claim 10 wherein: a second one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing the sequence number of a chronological numerical datum in said storage means; and

said processing means is responsive to actuation of said first non-numeric control key, when successively preceded by actuation of said second nonnumeric control key, for generting the value of the least-squares linear regression for the chronological numerical datum designated by the sequence number stored in said storage means by actuation of said second non-numeric control key.

13. An electronic calculator as in claim 1 wherein: said numeric and non-numeric control keys are manually operable for storing numerical data representing an initial calendar date in said storage means in a predetermined decimal digit format and for storing numerical data representing a number of days from said initial calender date; and

said processing means includes first means responsive to actuation of one of said non-numeric control keys for generating the calender date of the day corresponding to said number of days from said initial calendar date, when said initial and generated calendar dates are included within a predetermined range of calendar dates, and for causing said output means to display the generated calendar date in said predetermined decimal digit format.

14. An electronic calculator as in claim 13 wherein

second means responsive to actuation of said one non-numeric control key for causing said output means to indicate when numerical data stored in said storage means represents an erroneous calendar date, represents a calendar date outside said predetermined range of calendar dates, or is incompatible with said predetermined decimal digit format; and

third means for compensating for the extra day in leap-years occurring within said predetermined range of calendar dates.

15. An electronic calculator as in claim 13 wherein said non-numeric control keys include a command key manually operable with said one non-numeric control key, when said command key and said one non-numeric control key are successively actuated in the order mentioned, for causing said first means to generate the calendar date of the day corresponding to said 10 number of days from said initial calendar date and to cause said output means to display the generated calendar date in said predetermined decimal digit format.

16. An electronic calculator as in claim 13 wherein said first means is responsive to actuation of said one non-numeric control key for generating the calendar date of the day corresponding to said number of days forward from said initial calendar date, when the numerical data representing said number of days from said initial calendar date is positive, and for generating the calendar date of the day corresponding to said number of days backward from said initial calendar date, when the numerical data representing said number of days from said initial calendar date is negative.

- 17. An electronic calculator as in claim 1 wherein: a first one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a first numerical datum designating a particular period within the depreciable life of an asset in said storage means and is manually operable with one or more of said numeric keys for storing a second numerical datum representing the total number of such periods in the depreciable life of the asset in said storage means;
- a second one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a third numerical datum representing an initial value of the asset in said storage means;
- said processing means is operable for generating the value of the sum-of-the-digits depreciation and the depreciated value of the initial value of the asset represented by said third numerical datum for the period designated by said first numerical datum; and

said non-numeric control keys include a command key manually operable with a third one of said non-numeric control keys, when said command key and said third non-numeric control key are successively actuated in the order mentioned, for causing said processing means to generate said value of the sum-of-the-digits depreciation and said depreciated value and for causing said output means to display said generated value of the sum-of-the-digits depreciation in decimal digit form.

18. An electronic calculator as in claim 17 wherein said processing means is responsive to further successive actuations of said third non-numeric control key for generating the value of the sum-of-the-digits depreciation of the initial value of the asset represented by said third numerical datum for each period included within the total number of periods represented by said second numerical datum subsequent to the period designated by said first numerical datum and for causing said output means to display each generated value of the sum-of-the-digits depreciation in decimal digit form.

19. An electronic calculator as in claim 17 wherein a fourth one of said non-numeric control keys is manually operable for thereafter causing said output means to display said generated depreciated value in decimal 5 digit form.

20. An electronic calculator as in claim 1 wherein: a first one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a first numerical datum representing the number of days within an interest accruing period in said storage means;

a second one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a second numerical datum representing an annual interest rate in said storage means;

a third one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a third numerical datum representing a principal amount in said storage means;

said processing means is responsive to actuation of a fourth one of said non-numeric control keys for generating the values of the amount of interest on a 360-day basis and on a 365-day basis of the principal amount represented by said third numerical datum for the number of days represented by said first numerical datum and at the annual interest rate represented by said second numerical datum and for causing said output means to display the value of the amount of interest generated on one of said bases in decimal digit form.

21. An electronic calculator as in claim 20 wherein said processing means is responsive to actuation of a fifth one of said non-numeric control keys for causing said output means to display the value of the amount of interest generated on the other of said bases in decimal digit form.

22. An electronic calculator as in claim 20 wherein said non-numeric control keys include a command key manually operable with said fourth non-numeric control key, when said command key and said fourth non-numeric control key are successively actuated in the order mentioned, for causing said processing means to generate said values of the amount of interest and to cause said output means to display the value of the amount of interest generated on said one of said bases in decimal digit form.

23. An electronic calculator as in claim 22 wherein said processing means is responsive to actuation of a fifth one of said non-numeric control keys for causing said output means to display the value of the amount of interest generated on the other of said bases in decimal digit form.

24. An electronic calculator as in claim 1 wherein: a first one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a first numerical datum representing the number of payments within an interest accruing period in said storage means;

a second one of said non-numeric control keys is manually operable with one or more of said numeric keys for storing a second numerical datum representing the annual add-on interest rate in said storage means; and

said processing means is responsive to reactuation of said second non-numeric control key, following storage of said second numerical datum in said storage means, for generating the value of an annu-

lar percentage interest rate and the value of a monthly payment factor for the number of payments represented by said first numerical datum at the annual add-on interest rate represented by said second numerical datum and for causing said out- 5 put means to display the generated value of the annual percentage interest rate in decimal digit form.

25. An electronic calculator as in claim 24 wherein each of said first and second non-numeric control keys comprises a different one of said function keys.

26. An electronic calculator as in claim 24 wherein said processing means is responsive to actuation of a third one of said non-numeric control keys for causing said output means to display the generated value of the monthly payment factor in decimal digit form.

27. An electronic calculator as in claim 26 wherein said processing means is further responsive to actuation of one or more of said numeric keys for storing a third numerical datum representing the principal amount in said storage means and is thereupon responsive to actu- 20 ation of a fourth one of said non-numeric control keys for generating the value of the monthly payment and for causing said output means to display the generated value of the monthly payment in decimal digit form.

28. An electronic calculator as in claim 1 wherein: said plurality of function keys comprises five financial function keys associated with five mathematically related financial function variables; and

said processing means is responsive to successive actuation of one or more of said numeric keys and 30 one or more of said non-numeric control keys in a sequence, including one of said financial function keys followed by one of said financial function keys without interruption by any of said numeric keys, for automatically performing a mathematical operation employing selected numerical data, stored in said storage means and designated as one or more of said variables by actuation of one or more of said financial function keys, to determine the value of a financial function variable associated with the last of said financial function keys in said sequence.

29. An electronic calculator as in claim 28 wherein said five financial function keys include:

- a first financial function key associated with a financial function variable representing a number of pe-
- a second financial function key associated with a financial function variable representing an interest rate per period;
- a third financial function key associated with a finan-

cial function variable representing a periodic payment amount;

a fourth financial function key associated with a financial function variable representing a present value of principal; and

a fifth financial function key associated with a financial function variable representing a future value of principal after one or more periods have elasped.

30. An electronic calculator as in claim 29 wherein said first, second, third, fourth, and fifth financial function keys are positioned on said keyboard input means in a lineal sequence and in the order mentioned.

31. An electronic calculator as in claim 29 wherein: said non-numeric control keys include a command key for associating one of said five financial function keys with an alternate financial function variable representing a yield to maturity of a bond, for associating another of said five financial function keys with an alternate financial function variable representing an accrued interest amount, and for associating still another of said five finanical function keys with an alternate financial function variable representing a bond price; and

each of said three last-mentioned financial function keys is manually operable, when actuated successively following actuation oof said command key, for designating selected numerical data as the corresponding one of said alternate financial function variables and for conditioning the calculator to perform a mathematical operation involving that alternate financial function variable.

32. An electronic calculator as in claim 31 wherein: said first, second, third, fourth, and fifth financial function keys are positioned on said keyboard input means in a lineal sequence and in the order mentioned; and

said three financial function keys associable with said alternate financial function variables are positioned on said keyboard input means in a lineal sequence and in the order mentioned.

33. An electronic calculator as in claim 31 wherein: each of said five financial function keys is provided with an indicium indicating the financial function variable with which it is associated; and

said keyboard input means is further provided with indicia indicating the alternate financial function variables with which said three financial function keys are associable.

34. An electronic calculator as in claim 33 wherein said command key and said indicia indicating the alter-50 nate financial function variables are color coded.

55

Page 1 of 7

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No	3,863,060	Dated	January	28,	1975	
Inventor(s)	France Rode et al.					

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Col. 11, line 12, after "pointer" insert  $-- \neq --$ ;

Col. 13, line 37, "16" should read -- 20 --;

Col. 15, line 10, "wave forms" should read -- waveforms --;

Col. 18, line 66, after "with" insert -- the functions it initializes. The additional functions --;

Col. 19-22, the "TABLE OF INSTRUCTION TYPES (X = DON'T CARE)" should appear as shown below:

TABLE OF INSTRUCTION TYPES  $(X = DON^{T} CARE)$ 

TYPE	AVAILABLE INSTRUCTIONS	NAME	FIELDS
1	256 (ADDRESSES)	JUMP SUBBOUTINE	SUBSOUTTHE ADDRESS 0 1
	256 (ADDRESSES)	CONDITIONAL BRANCH	BRANCH ADDRESS 111
2	32 x 8 = 256	ARITHEETIC/REGISTER	5 3 OPERATION - WORD 1 0 CODE SELECT
3	64 (37 used)	STATUS OFERATIONS	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
		SET BIT N INTERROGATE N RESET N CLEAR ALL	F = 00 F = 01 F = 10 } F = 11 (N = 0000)

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No	3.863.0	060			Dated	January	28. 19	75
<pre>Inventor(s)_</pre>	France	Rođe	et	a1.				

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

	TABLE O	F INSTRUCTION TYPES (	(X = DON'T CARE)
TYPE	AVAILABLE INSTRUCTIONS	NAME	FIELDS
4	64	POINTER OPERATIONS	P F 1 1 0 0
	(30 used)	SET POINTER TO P INTERPOCATE P DECREMENT P INCREMENT P	F = 00  F = 10  F = 01  F = 11  P = XXXX
5 ·	64 (20 used)	DATA ENTRY/DISPLAY	N F 1 0 0 0
	•	LOAD CONSTANT IS + A BCD INPUT TO C REG	F = 01 F = 1X (N = XX01) F = 1X (N = XX11)
	.·	STACK INSTRUCTIONS AVAILABLE	F = 10 N = (0) F = 00
6	32	ROM SELECT, HISC.	N F 10000
	(11 used)	SELECT ROM "N" KEYBOARD EHTRY EXTERNAL ENTRY SUBROUTINE RETURN	F = 00 F = 10 (N = XXI) (2 = XX0) F = 01 (N = XXX)
7	16	RESERVED FOR PROGRAM STORAGE	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
8	8	MOS CIRCUIT	X X X   1 0 0 0 0 0 0
9	7	AVAILABLE	X X X   0 0 0 0 0 0 0
10	1 .	NO OPERATION (NOP)	000 000000
	ł	1 .	-

Col. 23, line 69 "+" (each occurrence) should read --

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No	3,863,060	Dated January 28, 1975
Inventor(s)	France Rode et al.	
It is ce	rtified that error appears Letters Patent are hereby	in the above-identified patent corrected as shown below:
Col. 23	3, line 70, "+" (first	occurrence) should read

Col. 25, the "TABLE OF STATUS INSTRUCTION DECODING" should appear as follows:

TABLE OF STATUS INSTRUCTION DECODING

Bit Ø	I I I I 9 8 7 6	1 I 5 4	I 3	I I 2 ]	I . 0
FIELD	N	F	0	1 0	0.
F	INST	UCTION			
0 0	SET 3	LAG N			
0 1	INTER	ROGATE F	LAG N		
1 0	RESET	r flag n			
1 1	CLEAT	R ALL FLA	GS (N=	(0000	

Col. 26, the "TABLE OF POINTER INSTRUCTION DECODING" should appear as follows:

TABLE OF POINTER INSTRUCTION DECODING

BIT #	98	7 6	5 4	3	2	1.	0		
FIELD	P		F	1	1	0	0		
	<u>F</u>		INSTR	UCTIO	4				
	00	Set po	inter to	P					
	10		ogate if		ter a	t P	•		
	01	Decrem	ent poir	ter (	P =	XXX	CΧ		
	11	Increm	ent poir	iter)	•	1.6	֥	don	't care

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No	3,863,060	Dated January 28, 1975
Inventor(s)	France Rode et al.	

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Col. 26, the "TABLE OF TYPE 5 INSTRUCTION DECODING" should appear as follows:

## TABLE OF TYPE 5 INSTRUCTION DECODING

(X = don't care, which in this context means the instruction does not depend on this bit; either a 1 or a 0 here will cause the same execution.)

	19	18	1 <sub>7</sub>	16	15	14	1	0	0	0
1							1			

	1 <sub>9</sub> 1 <sub>8</sub> 1 <sub>7</sub> 1 <sub>8</sub>	1 <sub>5</sub> 1 <sub>4</sub>	INSTRUCTION
	0000 → 1111	0 0	16 Available instructions
10	0000 <sup>N</sup> 1001	0 1	Enters 4 bit code N into C Register at pointer position (LOAD CONSTANT)
8	0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0	1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X	Display Toggle Exchange Memory, C+M+C Up Stack, C+C+D+E+F Down Stack, F+F+E+D+A Display OFF Recall Memory, M+M+C Rotate Down, C+F+E+D+C Clear all registers O+A,B,C,D,E,F,M
1	x x 0 1 x x 1 1	1 X 1 X	. I <sub>S</sub> → A register (56 bits) ECD → C register (56 bits)
20	1		

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent	No	3,863,0	060			Dated_	 January	28,	1975	
										_
Invento	or(s)	France	Rođe	et a	١.					

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Col. 27, the "TABLE OF TYPE SIX INSTRUCTION DECODING" should appear as follows:

TABLE OF TYPE SIX INSTRUCTION DECODING										
Affected	19181716151413121 <sub>1</sub> 10	Instruction								
ROM	0000010000	ROM select. One of 8 as specified in bits 19 - 17.								
C&T	X X X 0 3 1 0 0 0 C	Subroutine return								
	X X 0 1 0 1 0 0 0 0	External key code entry to C&T								
	X X 1 1 0 1 0 0 0 0	Keyboard entry								
DATA	1 X 0 1 1 1 0 0 0 0	Send Address from C Register to Data Storage Circuit								
	1011110000	Send data from C Register into Data Storage Circuit								

- Col. 30, lines 25-26, "instruction" should read -- to --;
- Col. 33-34, the right-hand column of the ROM 0 listing at line 132 should read -- IF A > = B[X] --;
- Col. 35-36, at line 242 of the ROM 0 listing, delete "L0363:";
- Col. 35-36, at line 243 of the ROM 0 listing, "I0363:" should read -- L0363: --;
- Col. 41-42, at line 242 of the ROM 1 listing, "JSB ROTL" should read -- JSB ROT1 --;

Page 6 of 7

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No. 3,863,060				 Dated	January	28,	1975
Inventor(s)	France	Rođe	et				

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

- Col. 49-50, at line 53 of the ROM 3 listing, "111.1.11." should read -- 111.1.111. --;
- Col. 57-58 of the ROM 4 listing, line number "130" should read line number -- 230 --;
- Col. 65-66, at line 50 of the ROM 6 listing, " $\rightarrow$ L6065" should read --  $\rightarrow$ L6064 --;
- Col. 67-68, at line 164 of the ROM 6 listing, ".111..11..." should read -- .111..11.. --;
- Col. 67-68, at line 170 of the ROM 6 listing, "IF A>=C[M]" should read -- IF A>=C[MS] --;
- Col. 69-70, at line 206 of the ROM 6 listing, "L6136:" should read -- L6316: --;
- Col. 69-70, at line 214 of the ROM 6 listing, "1111..11." should read -- 11111..11. --;
- Col. 69-70, at line 216 of the ROM 6 listing, "0 C[W]" should read -- 0->C[W] --;
- Col. 69-70, at line 224 of the ROM 6 listing, "ll.lll.lll." should read -- ll.lll.ll --;

Page 7 of 7

# UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No	3,863,060	Dated	January	28,	1975
Inventor(s)	France Rode et al.				
	rtified that error appear Letters Patent are here				-
	-70, at line 239 of 0→C[X]; and	the ROM 6	listing,	" O+C	:[ ]"
Col. 69	, line 58, between "	'1.3" and '	=" inser	t	i
		Bigned	and Sea	aled	this
		thirteenth	Day of	Apri	1 1976
[SEAL]			•		
	Attest:				
	RUTH C. MASON		C. MARSHALL		